Liquid crystal display device having redundant pairs of address buses

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4368523
SERIAL NO

06217093

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is a memory device having a plurality of memory cells arranged in a matrix form; address buses connected to the memory cells and forming respective rows of the matrix; and data buses connected to the memory cells and forming respective columns of the matrix. The address buses or the data buses are formed by paired bus lines, and bridge lines are formed between one and the other of the paired bus lines.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TOKYO SHIBAURA DENKI KABUSHIKI KAISHA A CORP OF JAPAN72 HORIKAWA-CHO SAIWAI-KU KAWASAKI-SHI

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kawate, Keiichi Yokohama, JP 4 152

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation