Insulation process for integrated circuits

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4455568
SERIAL NO

06296734

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Capacitors or dual layer metalization interconnects are formed in an integrated circuit utilizing two layers of polycrystalline silicon (22, 24) separated by a thin insulation region (23). The insulation region formed between the two polycrystalline silicon regions has substantially fewer defects than the insulation regions used in prior art techniques due to the use of a unique process wherein the polycrystalline silicon layer (24) overlying the insulation layer (23) protects the insulation layer from attack during subsequent processing. An improved dielectric strength is provided by forming the insulation region (23) utilizing composite layers of silicon oxide (23a, 23c) and silicon nitride (23b).

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
AMERICAN MICROSYSTEMS INC A CORP OF CA3800 HOMESTEAD RD SANTA CLARA CA 95051

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Shiota, Philip Saratoga, CA 7 147

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation