Apparatus for and method of addressing data elements in a table having several entries
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jun 26, 1984
Grant Date -
N/A
app pub date -
Dec 22, 1980
filing date -
Dec 20, 1979
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A data byte element E located at position d in entry i of memory section M.sub.a having reference entry TR is addressed. Memory section M.sub.a is one section of a table in a data processory memory, such that each of the entries in section M.sub.a has a predetermined number (t) of elements E. Signals having values related to the values of i, t and TR of several memory sections are stored in a storage device and read out when the storage device is addressed. A signal related to the value of d is also derived as a result of read-out from the storage device. The signals having values related to the values of i, t, TR and d are combined to derive an addressing signal for element E in memory section M.sub.a of the table of the data processing memory. An address circuit for the data processing memory responds to the addressing signal to addressing element E in memory section M.sub.a.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully