Apparatus for loading programmable hit matrices used in a hardware monitoring interface unit
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jul 3, 1984
Grant Date -
N/A
app pub date -
Oct 1, 1981
filing date -
Oct 1, 1981
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A data processing system includes a number of subsystems, all coupled in common to a system bus. Also coupled to the system bus is a hardware monitor interface unit (HMIU) for receiving all information transferred between subsystems. The HMIU includes programmable hit matrices (PHM's). The PHM's include memory circuits which generate 'hit' signals when predetermined information addresses the memory circuits. The 'hit' signals or binary ONE's are loaded into the memory circuits during a load mode during which system bus information specifically addressing the HMIU is received on two system bus cycles for each address location of the memory circuit. The data bus contains the memory circuit address during the first system bus cycle and the data during the second data bus cycle. An address bus signal identifies the cycle.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully