Memory tester having memory repair analysis capability

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4460997
SERIAL NO

06283366

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory tester is disclosed for testing a matrix of memory elements, such matrix having spare rows and columns of memory elements to be used for repair of the memory under test. The memory tester tests the memory matrix to derive failure data and stores the failure data in corresponding rows and columns in a second memory matrix. Failure data in the second memory is scanned first by row and when the number of failures in any row exceeds the number of spare columns that row is flagged for replacement. Next, the columns of failure data are scanned and when the number of failures in any column exceeds the number of spare rows, that column is flagged for replacement. During the scan of the columns, previously flagged rows are masked such that failures which are to be repaired are not counted. Thereafter, with the flagged rows and column failures masked, the rows are again scanned and individual failures are flagged for replacement by remaining spare rows and columns until all spare rows and columns are used at which point detection of a subsequent failure flags the memory under test as non-repairable.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
PACIFIC WESTERN SYSTEMS INC505 E EVELYN AVENUE MOUNTAIN VIEW CALIFORNIA 94041

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Harns, Timothy Freemont, CA 2 92

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation