OR Product term function in the search array of a PLA
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 21, 1984
Grant Date -
N/A
app pub date -
Jun 30, 1981
filing date -
Jun 30, 1981
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A technique is disclosed for condensing the overall size of a PLA circuit and a number of circuit elements involved in carrying out a desired logical OR operation. This is done by preconditioning the product term in the AND array to be grounded and the source of the AND array elements to be connected to the positive potential, polarities which are opposite to those for the balance of the PLA circuit. Therefore, if the particular AND or search array term is selected by means of its gate going positive, the product term line output will rise in potential instead of falling. Since any search array element will have this effect in a column of elements, an OR logical function is performed in what is otherwise the AND array of the PLA. The resultant localized change in polarities achieves a significant reduction in the number of product term columns necessary to carry out an OR logical function in the conventional AND array of a PLA.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully