Self-clocking binary receiver
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jan 29, 1985
Grant Date -
N/A
app pub date -
Dec 8, 1982
filing date -
Dec 8, 1982
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
Binary data is transmitted as signals of two different pulsewidths to respectively represent logic '0' and '1'. At the data receiver, the ratio of the pulsewidths is converted into a corresponding voltage ratio, which, in turn, is applied through a voltage divider to develop clock- and data-control signals at two different levels. Switching devices are respectively actuated whenever the clock- and data-control signals reach preset voltage levels to respectively produce self-synchronized clock and data pulses corresponding to the received binary data.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully