US Patent No: 4,521,851

Number of patents in Portfolio can not be more than 2000

Central processor

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A central processor for a general-purpose digital data processing system. The processor has a pair of caches, an operand cache for operands and an instruction cache for instructions, as well as a plurality of execution units, where each execution unit executes a different set of instructions of the instruction repertoire of the central processor. An instruction fetch unit fetches instructions from the instruction cache and stores them in an instruction stack. The central pipeline unit which has five stages obtains instructions of a given program in program order from the instruction stack of the instruction fetch unit. In the first stage of the central pipeline unit, the instruction is decoded; in the second, the address preparation of an operand whose address is included in the instruction is initiated; in the third cycle, the address preparation is completed and the operand cache is accessed; in the fourth cycle, the operand is selected from the operand cache; and, in the fifth cycle, the instruction and operand are transmitted to the one of the plurality of execution units capable of executing the instruction. The results of the execution of each instruction by each execution unit are stored in a results stack associated therewith. A collector unit causes the results of the execution of the instructions of the program in execution to be stored in a master safe store register in program order, which is determined by the order of issuance of the instructions by the central pipeline unit. The collector also issues write commands to store results of the execution of instructions into the operand cache.

Loading the Abstract Image... loading....

First Claim

See full text

all claims..

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
HONEYWELL INFORMATION SYSTEMS INC.WALTHAM, MA503

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Shelly, William A Phoenix, AZ 35 555
Trubisky, Leonard G Scottsdale, AZ 7 299

Cited Art Landscape

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
4,295,193 Machine for multiple instruction execution 87 1979

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
ADVANCED MICRO DEVICES, INC. (9)
5,748,932 Cache memory system for dynamically altering single cache memory line as either branch target entry or prefetch instruction queue based upon instruction sequence 2 1995
5,682,492 Computer processor with distributed pipeline control that allows functional units to complete operations out of order while maintaining precise interrupts 14 1995
5,781,753 Semi-autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for speculative and out-of-order execution of complex instructions 51 1995
5,768,575 Semi-Autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for sepculative and out-of-order execution of complex instructions 95 1995
5,881,265 Computer processor with distributed pipeline control that allows functional units to complete operations out of order while maintaining precise interrupts 23 1995
6,212,629 Method and apparatus for executing string instructions 20 1998
6,651,161 Store load forward predictor untraining 7 2000
6,542,984 Scheduler capable of issuing and reissuing dependency chains 21 2000
6,499,123 Method and apparatus for debugging an integrated circuit 149 2000
 
GLOBALFOUNDRIES INC. (9)
5,919,256 Operand cache addressed by the instruction address for reducing latency of read instruction 12 1996
6,212,622 Mechanism for load block on store address generation 18 1998
6,212,623 Universal dependency vector/queue entry 26 1998
6,694,424 Store load forward predictor training 11 2000
6,622,235 Scheduler which retries load/store hit situations 13 2000
6,622,237 Store to load forward predictor training using delta tag 15 2000
6,564,315 Scheduler which discovers non-speculative nature of an instruction after issuing and reissues the instruction 4 2000
6,553,482 Universal dependency vector/queue entry 5 2000
7,321,964 Store-to-load forwarding buffer using indexed lookup 2 2003
 
SUN MICROSYSTEMS, INC. (7)
5,748,964 Bytecode program interpreter apparatus and method with pre-verification of data type restrictions 58 1994
5,668,999 System and method for pre-verification of stack usage in bytecode program loops 91 1994
6,075,940 System and method for pre-verification of stack usage in bytecode program loops 72 1997
6,704,923 System and method for pre-verification of stack usage in bytecode program loops 22 2000
7,120,572 Memory efficient program pre-execution verifier and method 19 2000
6,477,702 Bytecode program interpreter apparatus and method with pre-verification of data type restrictions and object initialization 64 2000
7,080,363 Bytecode program interpreter apparatus and method with pre-verification of data type restrictions and object initialization 11 2002
 
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (5)
4,689,765 Groups of tag signals for data store in multi-plane set of buffers 17 1983
4,991,078 Apparatus and method for a pipelined central processing unit in a data processing system 51 1987
5,119,483 Application of state silos for recovery from memory management exceptions 51 1988
5,167,026 Simultaneously or sequentially decoding multiple specifiers of a variable length pipeline instruction based on detection of modified value of specifier registers 43 1989
5,067,069 Control of multiple functional units with parallel operation in a microcoded execution unit 83 1989
 
HITACHI MICROCOMPUTER ENGINEERING LTD. (5)
4,989,140 Single chip pipeline data processor using instruction and operand cache memories for parallel operation of instruction control and executions unit 19 1989
5,129,075 Data processor with on-chip logical addressing and off-chip physical addressing 1 1990
5,206,945 Single-chip pipeline processor for fetching/flushing instruction/data caches in response to first/second hit/mishit signal respectively detected in corresponding to their logical addresses 12 1990
5,809,274 Purge control for ON-chip cache memory 2 1997
6,272,596 Data processor 1 1999
 
UNISYS CORPORATION (5)
5,680,571 Multi-processor data processing system with multiple, separate instruction and operand second level caches 37 1995
5,960,455 Scalable cross bar type storage controller 46 1996
5,875,201 Second level cache having instruction cache parity error control 22 1996
5,860,093 Reduced instruction processor/storage controller interface 3 1997
6,868,482 Method and apparatus for parallel store-in second level caching 2 2000
 
HITACHI, LTD. (4)
4,897,787 Data processing system 19 1987
4,954,943 Data processing system 4 1989
5,187,782 Data processing system 3 1990
5,396,603 Data processor having resources and execution start control for starting execution of succeeding instruction in resource before completion of preceding instruction 7 1990
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (4)
4,719,568 Hierarchical memory system including separate cache memories for storing data and instructions 97 1983
4,807,110 Prefetching system for a cache having a second directory for sequentially accessed blocks 78 1984
5,155,831 Data processing system with fast queue store interposed between store-through caches and a main memory 73 1989
5,185,871 Coordination of out-of-sequence fetching between multiple processors using re-execution of instructions 80 1989
 
APPLE INC. (3)
7,376,817 Partial load/store forward prediction 1 2005
7,568,087 Partial load/store forward prediction 0 2008
7,984,274 Partial load/store forward prediction 0 2009
 
FREESCALE SEMICONDUCTOR, INC. (3)
4,710,866 Method and apparatus for validating prefetched instruction 54 1986
4,757,445 Method and apparatus for validating prefetched instruction 15 1987
5,493,669 Data processor for simultaneously searching two fields of the rename buffer having first and second most recently allogated bits 15 1993
 
INTEL CORPORATION (3)
4,594,659 Method and apparatus for prefetching instructions for a central execution pipeline unit 60 1982
5,123,097 Apparatus and method for simultaneous execution of a write instruction and a succeeding read instruction in a data processing system with a store through cache strategy 14 1989
6,112,265 System for issuing a command to a memory having a reorder module for priority commands and an arbiter tracking address of recently issued command 48 1997
 
RENESAS ELECTRONICS CORPORATION (3)
5,349,672 Data processor having logical address memories and purge capabilities 3 1990
5,680,631 Data processor with on-chip cache memory and purge controller responsive to external signal for controlling access to the cache memory 0 1992
5,930,520 Pipelining device in a parallel processing apparatus and an instruction supplying method therefor 11 1997
 
FUJITSU LIMITED (2)
5,001,629 Central processing unit with improved stack register operation 6 1987
6,502,186 Instruction processing apparatus 2 2000
 
MITSUBISHI DENKI KABUSHIKI KAISHA (2)
5,619,730 Pipelining device in a parallel processing apparatus and an instruction supplying method therefor 13 1994
5,870,596 Data processor allowing multifunctional instruction execution 8 1997
 
NEC CORPORATION (2)
4,853,840 Instruction prefetching device including a circuit for checking prediction of a branch instruction before the instruction is executed 82 1987
5,265,220 Address control device for effectively controlling an address storing operation even when a request is subsequently cancelled 5 1990
 
NEXGEN, INC. (2)
5,226,126 Processor having plurality of functional units for orderly retiring outstanding operations based upon its associated tags 395 1990
5,442,757 Computer processor with distributed pipeline control that allows functional units to complete operations out of order while maintaining precise interrupts 110 1993
 
ADVANCED PROCESSOR TECHNOLOGIES LLC (1)
5,522,084 Method and system for invalidating instructions utilizing validity and write delay flags in parallel processing apparatus 10 1994
 
Amdahl Corporation (1)
5,095,424 Computer system architecture implementing split instruction and operand cache line-pair-state management 24 1989
 
HEWLETT-PACKARD COMPANY (1)
5,193,158 Method and apparatus for exception handling in pipeline processors having mismatched instruction pipeline depths 55 1991
 
LOCKHEED MARTIN CORPORATION (1)
4,628,477 Programmable push-pop memory stack 14 1983
 
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. (1)
5,469,552 Pipelined data processor having combined operand fetch and execution stage to reduce number of pipeline stages and penalty associated with branch instructions 7 1994
 
MIPS TECHNOLOGIES, INC. (1)
5,237,671 Translation lookaside buffer shutdown scheme 14 1989
 
MOTOROLA, INC. (1)
4,701,844 Dual cache for independent prefetch and execution units 71 1986
 
NATIONAL SEMICONDUCTOR CORPORATION (1)
5,438,670 Method of prechecking the validity of a write access request 30 1993
 
NCR CORPORATION (1)
5,651,134 Method for configuring a cache memory to store only data, only code, or code and data based on the operating characteristics of the application program 2 1994
 
NEC ELECTRONICS CORPORATION (1)
4,847,748 Virtual memory arrangement data processing system with decoding and execution of prefetched instructions in parallel 13 1987
 
OKI ELECTRIC INDUSTRY CO., LTD. (1)
5,504,871 Memory controller having bus master for addressing instruction memories 2 1993
 
PANASONIC INDUSTRIAL DEVICES SUNX CO., LTD. (1)
5,933,651 Programmable controller 7 1996
 
RENESAS TECHNOLOGY CORP. (1)
6,779,102 Data processor capable of executing an instruction that makes a cache memory ineffective 0 2001
 
SONY CORPORATION (1)
5,524,264 Parallel arithmetic-logic processing device 6 1994
 
ZILOG, INC. (1)
4,794,524 Pipelined single chip microprocessor having on-chip cache and on-chip memory management unit 52 1984