Central processor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4521851
SERIAL NO

06434122

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A central processor for a general-purpose digital data processing system. The processor has a pair of caches, an operand cache for operands and an instruction cache for instructions, as well as a plurality of execution units, where each execution unit executes a different set of instructions of the instruction repertoire of the central processor. An instruction fetch unit fetches instructions from the instruction cache and stores them in an instruction stack. The central pipeline unit which has five stages obtains instructions of a given program in program order from the instruction stack of the instruction fetch unit. In the first stage of the central pipeline unit, the instruction is decoded; in the second, the address preparation of an operand whose address is included in the instruction is initiated; in the third cycle, the address preparation is completed and the operand cache is accessed; in the fourth cycle, the operand is selected from the operand cache; and, in the fifth cycle, the instruction and operand are transmitted to the one of the plurality of execution units capable of executing the instruction. The results of the execution of each instruction by each execution unit are stored in a results stack associated therewith. A collector unit causes the results of the execution of the instructions of the program in execution to be stored in a master safe store register in program order, which is determined by the order of issuance of the instructions by the central pipeline unit. The collector also issues write commands to store results of the execution of instructions into the operand cache.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
Honeywell Information Systems Inc.WALTHAM, MA1

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Shelly, William A Phoenix, AZ 32 587
Trubisky, Leonard G Scottsdale, AZ 7 311

Cited Art Landscape

  • No Cited Art to Display

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
NCR CORPORATION (1)
* 5651134 Method for configuring a cache memory to store only data, only code, or code and data based on the operating characteristics of the application program 2 1994
 
SONY CORPORATION (1)
* 5524264 Parallel arithmetic-logic processing device 6 1994
 
FREESCALE SEMICONDUCTOR, INC. (3)
* 4710866 Method and apparatus for validating prefetched instruction 55 1986
* 4757445 Method and apparatus for validating prefetched instruction 15 1987
* 5493669 Data processor for simultaneously searching two fields of the rename buffer having first and second most recently allogated bits 17 1993
 
NEXGEN, INC. (2)
* 5226126 Processor having plurality of functional units for orderly retiring outstanding operations based upon its associated tags 395 1990
* 5442757 Computer processor with distributed pipeline control that allows functional units to complete operations out of order while maintaining precise interrupts 111 1993
 
HITACHI, LTD. (5)
* 4897787 Data processing system 19 1987
* 4954943 Data processing system 4 1989
* 5187782 Data processing system 3 1990
* 5396603 Data processor having resources and execution start control for starting execution of succeeding instruction in resource before completion of preceding instruction 7 1990
* 2004/0177,231 Data processor 0 2004
 
ORACLE AMERICA, INC. (1)
7120572 Memory efficient program pre-execution verifier and method 28 2000
 
RENESAS TECHNOLOGY CORP. (1)
6779102 Data processor capable of executing an instruction that makes a cache memory ineffective 0 2001
 
NEC CORPORATION (2)
* 4853840 Instruction prefetching device including a circuit for checking prediction of a branch instruction before the instruction is executed 87 1987
* 5265220 Address control device for effectively controlling an address storing operation even when a request is subsequently cancelled 5 1990
 
APPLE INC. (6)
7376817 Partial load/store forward prediction 5 2005
7568087 Partial load/store forward prediction 1 2008
7984274 Partial load/store forward prediction 0 2009
9128725 Load-store dependency predictor content management 4 2012
9600289 Load-store dependency predictor PC hashing 0 2012
9710268 Reducing latency for pointer chasing loads 0 2014
 
Hitachi Microcomputer Engineering Ltd. (5)
* 4989140 Single chip pipeline data processor using instruction and operand cache memories for parallel operation of instruction control and executions unit 19 1989
* 5129075 Data processor with on-chip logical addressing and off-chip physical addressing 1 1990
* 5206945 Single-chip pipeline processor for fetching/flushing instruction/data caches in response to first/second hit/mishit signal respectively detected in corresponding to their logical addresses 13 1990
* 5809274 Purge control for ON-chip cache memory 2 1997
6272596 Data processor 1 1999
 
PANASONIC INDUSTRIAL DEVICES SUNX CO., LTD. (1)
* 5933651 Programmable controller 7 1996
 
ZILOG, INC. (1)
* 4794524 Pipelined single chip microprocessor having on-chip cache and on-chip memory management unit 54 1984
 
RENESAS ELECTRONICS CORPORATION (3)
* 5349672 Data processor having logical address memories and purge capabilities 3 1990
* 5680631 Data processor with on-chip cache memory and purge controller responsive to external signal for controlling access to the cache memory 0 1992
* 5930520 Pipelining device in a parallel processing apparatus and an instruction supplying method therefor 11 1997
 
LOCKHEED MARTIN CORPORATION (1)
* 4628477 Programmable push-pop memory stack 15 1983
 
NEC ELECTRONICS CORPORATION (1)
* 4847748 Virtual memory arrangement data processing system with decoding and execution of prefetched instructions in parallel 13 1987
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (4)
* 4719568 Hierarchical memory system including separate cache memories for storing data and instructions 98 1983
* 4807110 Prefetching system for a cache having a second directory for sequentially accessed blocks 81 1984
* 5155831 Data processing system with fast queue store interposed between store-through caches and a main memory 75 1989
* 5185871 Coordination of out-of-sequence fetching between multiple processors using re-execution of instructions 95 1989
 
ADVANCED MICRO DEVICES, INC. (9)
* 5748932 Cache memory system for dynamically altering single cache memory line as either branch target entry or prefetch instruction queue based upon instruction sequence 3 1995
* 5682492 Computer processor with distributed pipeline control that allows functional units to complete operations out of order while maintaining precise interrupts 15 1995
* 5781753 Semi-autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for speculative and out-of-order execution of complex instructions 55 1995
* 5768575 Semi-Autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for sepculative and out-of-order execution of complex instructions 101 1995
* 5881265 Computer processor with distributed pipeline control that allows functional units to complete operations out of order while maintaining precise interrupts 23 1995
6212629 Method and apparatus for executing string instructions 25 1998
6651161 Store load forward predictor untraining 13 2000
6542984 Scheduler capable of issuing and reissuing dependency chains 25 2000
6499123 Method and apparatus for debugging an integrated circuit 160 2000
 
HEWLETT-PACKARD COMPANY (1)
* 5193158 Method and apparatus for exception handling in pipeline processors having mismatched instruction pipeline depths 55 1991
 
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (5)
* 4689765 Groups of tag signals for data store in multi-plane set of buffers 17 1983
* 4991078 Apparatus and method for a pipelined central processing unit in a data processing system 51 1987
* 5119483 Application of state silos for recovery from memory management exceptions 54 1988
* 5167026 Simultaneously or sequentially decoding multiple specifiers of a variable length pipeline instruction based on detection of modified value of specifier registers 43 1989
* 5067069 Control of multiple functional units with parallel operation in a microcoded execution unit 84 1989
 
GLOBALFOUNDRIES INC. (10)
* 5919256 Operand cache addressed by the instruction address for reducing latency of read instruction 17 1996
* 6212622 Mechanism for load block on store address generation 25 1998
6212623 Universal dependency vector/queue entry 31 1998
6694424 Store load forward predictor training 20 2000
6622235 Scheduler which retries load/store hit situations 15 2000
6622237 Store to load forward predictor training using delta tag 23 2000
6564315 Scheduler which discovers non-speculative nature of an instruction after issuing and reissues the instruction 13 2000
6553482 Universal dependency vector/queue entry 8 2000
7321964 Store-to-load forwarding buffer using indexed lookup 2 2003
* 2005/0010,744 Store-to-load forwarding buffer using indexed lookup 1 2003
 
OKI ELECTRIC INDUSTRY CO., LTD. (1)
* 5504871 Memory controller having bus master for addressing instruction memories 3 1993
 
FUJITSU LIMITED (2)
* 5001629 Central processing unit with improved stack register operation 6 1987
6502186 Instruction processing apparatus 2 2000
 
SUN MICROSYSTEMS, INC. (7)
* 5748964 Bytecode program interpreter apparatus and method with pre-verification of data type restrictions 61 1994
* 5668999 System and method for pre-verification of stack usage in bytecode program loops 98 1994
* 6075940 System and method for pre-verification of stack usage in bytecode program loops 79 1997
6704923 System and method for pre-verification of stack usage in bytecode program loops 25 2000
6477702 Bytecode program interpreter apparatus and method with pre-verification of data type restrictions and object initialization 65 2000
7080363 Bytecode program interpreter apparatus and method with pre-verification of data type restrictions and object initialization 15 2002
* 2003/0135,844 Bytecode program interpreter apparatus and method with pre-verification of data type restrictions and object initialization 44 2002
 
MOTOROLA, INC. (1)
* 4701844 Dual cache for independent prefetch and execution units 90 1986
 
National Semiconductor Corporation (1)
* 5438670 Method of prechecking the validity of a write access request 30 1993
 
INTEL CORPORATION (3)
* 4594659 Method and apparatus for prefetching instructions for a central execution pipeline unit 61 1982
* 5123097 Apparatus and method for simultaneous execution of a write instruction and a succeeding read instruction in a data processing system with a store through cache strategy 14 1989
* 6112265 System for issuing a command to a memory having a reorder module for priority commands and an arbiter tracking address of recently issued command 55 1997
 
MIPS TECHNOLOGIES, INC. (1)
* 5237671 Translation lookaside buffer shutdown scheme 16 1989
 
MITSUBISHI DENKI KABUSHIKI KAISHA (2)
* 5619730 Pipelining device in a parallel processing apparatus and an instruction supplying method therefor 13 1994
* 5870596 Data processor allowing multifunctional instruction execution 8 1997
 
UNISYS CORPORATION (5)
* 5680571 Multi-processor data processing system with multiple, separate instruction and operand second level caches 41 1995
* 5960455 Scalable cross bar type storage controller 49 1996
* 5875201 Second level cache having instruction cache parity error control 25 1996
* 5860093 Reduced instruction processor/storage controller interface 3 1997
6868482 Method and apparatus for parallel store-in second level caching 3 2000
 
Amdahl Corporation (1)
* 5095424 Computer system architecture implementing split instruction and operand cache line-pair-state management 32 1989
 
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. (1)
* 5469552 Pipelined data processor having combined operand fetch and execution stage to reduce number of pipeline stages and penalty associated with branch instructions 7 1994
 
ADVANCED PROCESSOR TECHNOLOGIES LLC (1)
* 5522084 Method and system for invalidating instructions utilizing validity and write delay flags in parallel processing apparatus 10 1994
* Cited By Examiner