Data processing system with processors having different processing speeds sharing a common bus
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jun 11, 1985
Grant Date -
N/A
app pub date -
Apr 3, 1981
filing date -
Apr 4, 1980
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
There is disclosed a data processing system comprising a plurality of processors having different processing speeds and connected with a synchronous common bus, the processors being able to access a common memory connected with the common bus. A high frequency master clock signal generating means is provided in common for the processors of the system and the respective processors can be operated with the associated different machine cycles determined in accordance with the corresponding different processing speeds by frequency-dividing the master clock signal. In addition, each processor can be operated with different machine cycles depending on its operations.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully