Method of making a high performance, small area thin film transistor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4543320
SERIAL NO

06549991

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of making a high performance, small area thin film transistor having a drain region, an insulating layer, and a source region forming a non-coplanar surface with respect to a substrate is disclosed. The insulative layer is formed in between the source and drain regions. A deposited semiconductor overlies the non-coplanar surface to form a current conduction channel between the drain and source. A gate insulator and gate electrode overly at least a portion of the deposited semiconductor adjacent thereto. The non-coplanar surface can be formed by utilizing a dry process to simultaneously etch through several layers in a continuous one-step process. A second dielectric layer may be formed above the three previous layers. This decouples the gate electrode from the source region by creating two capacitances in series, thereby limiting the capacitance between the gate electrode and the source region.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ENERGY CONVERSION DEVICES INC A DE CORP1675 W MAPLE ROAD TROY MI 48084

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Vijan, Meera Oakland County, MI 13 441

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation