Phase adjustment system

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4651103
SERIAL NO

06814541

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Synchronization facilities are disclosed for maintaining error free timing of a digital system when control of the system timing is switched between a plurality of clock sources. The signal of each source is applied to an associated counter divider whose output is applied to switch facilities which extend the output of only one divider at a time as a reference clock source to the digital system. The dividers for the other sources are forcibly reset each time the divider of the reference source advances from its all 1s to its reset (all 0s) position. This maintains the output signals of all dividers in phase with each other to prevent disturbances to the digital system when its timing is switched between clock sources.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
AVAYA TECHNOLOGY CORP211 MOUNT AIRY ROAD BASKING RIDGE NEW JERSEY 07920 UNITED STATES OF AMERICA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Grimes, Gary J Thornton, CO 71 3363

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation