Polysilicon resistor with low thermal activation energy

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4658378
SERIAL NO

06449984

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An improved load resistor for a VLSI memory cell is formed in polysilicon by having P-type (such as boron) impurities in a middle region and n-type (such as phosphorous or arsenic) impurities on the sides, with the concentrations being in a range so that the thermal activation energy is below about 0.5 eV. Further, the middle region can be doped additionally with arsenic or phosphorous in an amount equal to or less than the boron. This gives good leakage current masking over a range of -55.degree. to +125.degree. C. without drawing excessive current, and is less sensitive to impurities.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INMOS CORPORATION COLORADO SPRINGS CO A CORP OF COCO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bourassa, Ronald R Colorado Springs, CO 6 101

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation