Low noise test contacts for pin grid array

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4668041
SERIAL NO

06901207

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An apparatus for providing an electrical connection between a packaged semiconductor device and a device tester. The apparatus utilizes pogo pins as contactors. The pins are located in a pair of plates, one plate acting as a power source, the other as a ground. A dielectric layer between the plates allows them to act as a charge decoupling capacitor, resulting in a low noise contact.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATIONSANTA CLARA CA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
La, Komski Greg Monte Sereno, CA 1 23
Pimental, Ken Santa Clara, CA 1 23

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation