Rhodium capped gold IC metallization

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4687552
SERIAL NO

06803703

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A process for two layer gold integrated circuit metallization is disclosed. The process includes electrodeposition of a first metal layer, preferably of gold, atop a barrier layer, followed by electrodeposition of a second metal layer or cap, atop the gold to form a first metallization layer. The cap is corrosion-resistant metal having a rigidity at annealing temperature greater than that of gold. Following annealing, a dielectric interlayer is deposited so as to fill the regions adjacent sidewalls of the first metallization layer. Vias are formed in the interlayer dielectric, a second barrier layer is deposited and photoresist is applied and patterned for electrodeposition of a second, gold metallization layer. During annealing, the rhodium cap retains the as-deposited shape of the gold in the first metallization layer to facilitate insulative spacing between the first and second metallizations and to insure complete filling of interlayer dielectric on the lower edges of the first metallization.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TEKTRONIX INC A CORP OF ORP BOX 500 BEAVERTON OR 97077

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Early, Stephen R Beaverton, OR 29 393
Grogan, Daniel Portland, OR 4 107

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation