US Patent No: 4,700,187

Number of patents in Portfolio can not be more than 2000

Programmable, asynchronous logic cell and array

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An asynchronous logic cell and a two- or three dimensional array formed of such cells. Each cell comprises a number of exclusive-OR gates, Muller C-elements and programmable switches. The logic cell is reprogrammable and may even be reprogrammed dynamically, such as to perform recursive operations or simply to make use of hardware which is temporarily idle. Programming is accomplished by setting the states of the switches in each cell. A user-friendly programming environment facilitates the programming of the switches. The array can be used to implement any circuit capable of being modelled as a broad class of Petri Nets. Configurations for (i.e., programs for setting cell switches to create) circuit blocks such as adders, multiplexers, buffer stacks, and so forth, may be stored in a library for future reference. With an adequate library, custom hardware can be designed by simply mapping stored blocks onto chips and connecting them together. Further, because the array is regular and switch settings can produce logical wires, crossovers, connections and routings running both 'horizontally' and 'vertically', it is in general possible to 'wire around' defective elements. If a large wafer contains defective cells, those cells can simply be avoided and bypassed, with the remainder of the wafer remaining useful.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
APPLE COMPUTER, INC.CUPERTINO, CA459
ATMEL CORPORATIONSAN JOSE, CA1576

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Furtek, Frederick C Arlington, MA 18 1575

Cited Art Landscape

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
* 4,467,439 OR Product term function in the search array of a PLA 17 1981
 
MASSACHUSETTS INSTITUTE OF TECHNOLOGY (1)
RE31287 Asynchronous logic array 15 1980
 
General Semiconductor, Inc. (1)
* 4,414,547 Storage logic array having two conductor data column 84 1981
 
SIEMENS AKTIENGESELLSCHAFT (1)
* 4,331,950 Broad band switching network 9 1980
 
Telesis Corporation of Delaware, Inc. (1)
* 4,451,895 Interactive computer aided design system 124 1983
 
SIGNETICS CORPORATION (1)
* 4,422,072 Field programmable logic array circuit 52 1981
 
FUJITSU LIMITED (1)
* 4,611,236 Masterslice semiconductor device 25 1984
 
LOCKHEED MARTIN CORPORATION (1)
* 4,600,846 Universal logic circuit modules 39 1983
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
Other [Check patent profile for assignment information] (1)
* 2008/0191,739 Method and apparatus for universal program controlled bus architecture 0 2008
 
MITRE CORPORATION, THE (1)
* 5,056,053 Algebraic transform machine 0 1990
 
Cadence Design Systems, Inc. (17)
* 5,452,231 Hierarchically connected reconfigurable logic assembly 163 1994
* 5,448,496 Partial crossbar interconnect architecture for reconfigurably connecting multiple reprogrammable logic devices in a logic emulation system 127 1994
* 5,477,475 Method for emulating a circuit design using an electrically reconfigurable hardware emulation apparatus 66 1994
* 5,657,241 Routing methods for use in a logic emulation system 39 1995
* 5,612,891 Hardware logic emulation system with memory capability 64 1995
* 5,644,515 Hardware logic emulation system capable of probing internal nodes in a circuit design undergoing emulation 39 1995
* 5,841,967 Method and apparatus for design verification using emulation and simulation 81 1996
* 5,884,066 Method and apparatus for a trace buffer in an emulation system 19 1997
* 5,960,191 Emulation system with time-multiplexed interconnect 97 1997
* 5,970,240 Method and apparatus for configurable memory emulation 58 1997
6,421,251 Array board interconnect system and method 32 1998
* 6,134,516 Simulation server system and method 105 1998
* 6,026,230 Memory simulation system and method 85 1998
6,389,379 Converification system and method 163 1998
* 6,058,492 Method and apparatus for design verification using emulation and simulation 48 1998
6,377,912 Emulation system with time-multiplexed interconnect 77 1999
6,842,729 Apparatus for emulation of electronic systems 18 2002
 
FREESCALE SEMICONDUCTOR, INC. (1)
* 4,935,734 Semi-conductor integrated circuits/systems 177 1986
 
MOSAID TECHNOLOGIES INCORPORATED (1)
* 5,210,699 Process for extracting logic from transistor and resistor data representations of circuits 29 1991
 
ALTERA CORPORATION (9)
* 4,899,067 Programmable logic devices with spare circuits for use in replacing defective circuits 240 1988
* 6,034,536 Redundancy circuitry for logic circuits 29 1997
* 6,107,820 Redundancy circuitry for programmable logic devices with interleaved input circuits 89 1998
6,201,404 Programmable logic device with redundant circuitry 45 1999
* 6,091,258 Redundancy circuitry for logic circuits 19 1999
6,222,382 Redundancy circuitry for programmable logic devices with interleaved input circuits 6 2000
* 6,166,559 Redundancy circuitry for logic circuits 44 2000
6,344,755 Programmable logic device with redundant circuitry 47 2000
6,337,578 Redundancy circuitry for programmable logic devices with interleaved input circuits 9 2001
 
XILINX, INC. (15)
* 4,870,302 Configurable electrical circuit having configurable logic elements and configurable interconnects 763 1988
* 5,448,493 Structure and method for manually controlling automatic configuration in an integrated circuit logic block array 43 1989
* RE34363 Configurable electrical circuit having configurable logic elements and configurable interconnects 608 1991
* 5,337,255 Method for implementing set/reset synchronously or asynchronously in a programmable logic device 26 1991
6,292,018 Configurable cellular array 40 1996
6,664,808 Method of using partially defective programmable logic devices 23 2001
6,817,006 Application-specific testing methods for programmable logic devices 35 2002
7,143,295 Methods and circuits for dedicating a programmable logic device for use with specific designs 14 2002
7,007,250 Application-specific methods useful for testing look up tables in programmable logic devices 19 2003
7,127,697 Methods of utilizing programmable logic devices having localized defects in application-specific products 15 2003
7,216,277 Self-repairing redundancy for memory blocks in programmable logic devices 14 2003
7,219,314 Application-specific methods for testing molectronic or nanoscale devices 10 2004
6,891,395 Application-specific testing methods for programmable logic devices 29 2004
* 2004/0216,081 Application-specific testing methods for programmable logic devices 0 2004
7,394,708 Adjustable global tap voltage to improve memory cell yield 17 2005
 
WISCONSIN ALUMNI RESEARCH FOUNDATION (2)
* 9,231,865 Lookup engine with reconfigurable low latency computational tiles 0 2012
* 2014/0044,135 Lookup Engine with Reconfigurable Low Latency Computational Tiles 0 2012
 
COMMISSARIAT A L'ENERGIE ATOMIQUE (1)
7,499,843 Reconfigurable control system based on hardware implementation of Petri graphs 0 2003
 
QUICKTURN DESIGN SYSTEMS, INC. (7)
* 5,036,473 Method of using electronically reconfigurable logic circuits 299 1989
* 5,329,470 Reconfigurable hardware emulation system 142 1993
* 5,812,414 Method for performing simulation using a hardware logic emulation system 50 1996
* 5,796,623 Apparatus and method for performing computations with electrically reconfigurable logic devices 33 1996
* 5,734,581 Method for implementing tri-state nets in a logic emulation system 19 1996
* 5,963,735 Hardware logic emulation system 37 1997
* 6,377,911 Apparatus for emulation of electronic hardware system 25 1999
 
MASSACHUSETTS INSTITUTE OF TECHNOLOGY (13)
* 4,937,475 Laser programmable integrated circuit 64 1988
* 5,742,180 Dynamically programmable gate array with multiple contexts 301 1995
* 6,052,773 DPGA-coupled microprocessors 211 1995
8,742,794 Analog logic automata 0 2009
* 8,035,414 Asynchronous logic automata 0 2009
* 2010/0102,848 Asynchronous Logic Automata 8 2009
* 2010/0033,228 Analog Logic Automata 9 2009
* 8,013,629 Reconfigurable logic automata 0 2009
* 2010/0185,837 Reconfigurable Logic Automata 7 2009
* 8,766,665 Reconfigurable logic automata 0 2011
* 2012/0062,277 Reconfigurable Logic Automata 1 2011
* 8,692,575 Asynchronous logic automata 0 2011
* 2012/0025,868 Asynchronous Logic Automata 2 2011
 
TRW INC. (3)
* 4,928,022 Redundancy interconnection circuitry 14 1987
* 5,451,801 Adaptive configurable gate array 7 1992
* 5,459,340 Adaptive configurable gate array 39 1994
 
BTR, INC. (1)
* 6,034,547 Method and apparatus for universal program controlled bus 32 1996
 
ACTEL CORPORATION (28)
* 5,457,410 Architecture and interconnect scheme for programmable logic circuits 225 1993
* 5,850,564 Scalable multiple level tab oriented interconnect architecture 85 1995
* 6,051,991 Architecture and interconnect scheme for programmable logic circuits 31 1997
6,433,580 Architecture and interconnect scheme for programmable logic circuits 21 1998
6,417,690 Floor plan for scalable multiple level tab oriented interconnect architecture 8 1998
6,329,839 Method and apparatus for universal program controlled bus architecture 46 1999
6,300,793 Scalable multiple level tab oriented interconnect architecture 27 1999
6,320,412 Architecture and interconnect for programmable logic circuits 3 1999
6,462,578 Architecture and interconnect scheme for programmable logic circuits 6 2000
6,507,217 Architecture and interconnect scheme for programmable logic circuits 26 2001
6,504,399 Method and apparatus for universal program controlled bus architecture 4 2001
6,597,196 Architecture and interconnect scheme for programmable logic circuits 23 2002
6,624,658 Method and apparatus for universal program controlled bus architecture 2 2002
6,703,861 Architecture and interconnect scheme for programmable logic circuits 101 2002
6,747,482 Architecture and interconnect scheme for programmable logic circuits 14 2003
7,017,136 Architecture and interconnect scheme for programmable logic circuits 3 2003
* 2004/0088,672 Architecture and interconnect scheme for programmable logic circuits 8 2003
6,989,688 Architecture and interconnect scheme for programmable logic circuits 1 2004
7,078,933 Architecture and interconnect scheme for programmable logic circuits 3 2005
7,409,664 Architecture and interconnect scheme for programmable logic circuits 2 2005
7,126,375 Floor plan for scalable multiple level tab oriented interconnect architecture 0 2006
* 2006/0114,023 Floor plan for scalable multiple level tab oriented interconnect architecture 6 2006
7,142,012 Architecture and interconnect scheme for programmable logic circuits 13 2006
* 2006/0202,717 Architecture and interconnect scheme for programmable logic circuits 0 2006
7,646,218 Architecture and interconnect scheme for programmable logic circuits 1 2008
7,830,173 Method and apparatus for universal program controlled bus architecture 3 2009
7,915,918 Method and apparatus for universal program controlled bus architecture 0 2010
8,289,047 Architecture and interconnect scheme for programmable logic circuits 0 2010
 
MENTOR GRAPHICS (HOLDING) LTD. (2)
* 5,777,489 Field programmable gate array with integrated debugging facilities 66 1995
6,717,433 Reconfigurable integrated circuit with integrated debugging facilities and scalable programmable interconnect 8 2002
 
SYNOPSYS, INC. (2)
* 5,625,580 Hardware modeling system and method of use 45 1994
* 6,148,275 System for and method of connecting a hardware modeling element to a hardware modeling system 2 1997
 
ECOLE POLYTECHNIQUE FEDERALE DE LAUSANNE (1)
* 5,508,636 Electronic system organised as an array of cells 26 1994
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (3)
* 4,798,976 Logic redundancy circuit scheme 18 1987
* 5,732,233 High speed pipeline method and apparatus 23 1995
* 5,646,544 System and method for dynamically reconfiguring a programmable gate array 308 1995
 
META SYSTEMS (6)
6,594,810 Reconfigurable integrated circuit with a scalable architecture 30 2001
7,478,261 Reconfigurable circuit with redundant reconfigurable cluster(s) 1 2005
7,275,196 Runtime reconfiguration of reconfigurable circuits 2 2005
7,529,998 Runtime reconfiguration of reconfigurable circuits 3 2007
8,010,826 Reconfigurable circuit with redundant reconfigurable cluster(s) 0 2009
* 2010/0095,147 RECONFIGURABLE CIRCUIT WITH REDUNDANT RECONFIGURABLE CLUSTER(S) 1 2009
 
PACT XPP TECHNOLOGIES AG (8)
9,037,807 Processor arrangement on a chip including data processing, memory, and interface elements 1 2010
9,075,605 Methods and devices for treating and processing data 0 2012
9,436,631 Chip including memory element storing higher level memory data on a page by page basis 0 2014
9,250,908 Multi-processor bus and cache interconnection system 0 2014
9,274,984 Multi-processor with selectively interconnected memory units 0 2014
9,141,390 Method of processing data with an array of data processors according to application ID 0 2014
9,092,595 Multiprocessor having associated RAM units 0 2014
9,170,812 Data processing system having integrated pipelined array data processor 0 2014
 
INGENIOSPEC, LLC (1)
* 2008/0278,678 Eyeglasses with user monitoring 5 2008
 
Anamartic Limited (1)
* 4,847,615 Control system for chained circuit modules 20 1987
 
RICOH COMPANY, LTD. (3)
7,120,699 Document controlled workflow systems and methods 14 2001
* 2003/0055,811 Document controlled workflow systems and methods 16 2001
7,356,611 Method and apparatus for permissions based active document workflow 4 2002
 
Crosspoint Solutions, Inc. (1)
* 5,527,745 Method of fabricating antifuses in an integrated circuit device and resulting structure 21 1993
 
MORGAN STANLEY & CO. LLC (1)
* 2011/0043,248 METHOD AND APPARATUS FOR UNIVERSAL PROGRAM CONTROLLED BUS ARCHITECTURE 0 2010
 
FUJI XEROX CO., LTD. (1)
6,336,209 Information processing system that processes portions of an application program using programmable logic circuits 13 1999
 
National Semiconductor Corporation (4)
* 5,317,209 Dynamic three-state bussing capability in a configurable logic array 38 1993
* 5,298,805 Versatile and efficient cell-to-local bus interface in a configurable logic array 80 1993
* 5,296,759 Diagonal wiring between abutting logic cells in a configurable logic array 141 1993
* 5,814,847 General purpose assembly programmable multi-chip package substrate 96 1996
 
INTEL CORPORATION (1)
* 6,654,944 Two-dimensional C-element array 5 2002
 
RPX CORPORATION (23)
6,975,139 Scalable non-blocking switching network for programmable logic 14 2004
* 2005/0218,928 SCALABLE NON-BLOCKING SWITCHING NETWORK FOR PROGRAMMABLE LOGIC 5 2004
7,460,529 Interconnection fabric using switching networks in hierarchy 7 2004
7,256,614 Scalable non-blocking switching network for programmable logic 10 2005
* 2006/0006,906 Scalable non-blocking switching network for programmable logic 5 2005
7,423,453 Efficient integrated circuit layout scheme to implement a scalable switching network used in interconnection fabric 10 2006
7,417,457 Scalable non-blocking switching network for programmable logic 10 2007
* 2007/0268,041 Scalable non-blocking switching network for programmable logic 5 2007
7,557,613 Scalable non-blocking switching network for programmable logic 10 2008
* 2008/0272,806 SCALABLE NON-BLOCKING SWITCHING NETWORK FOR PROGRAMMABLE LOGIC 8 2008
7,768,302 Scalable non-blocking switching network for programmable logic 3 2009
* 2009/0273,368 SCALABLE NON-BLOCKING SWITCHING NETWORK FOR PROGRAMMABLE LOGIC 9 2009
7,999,570 Enhanced permutable switching network with multicasting signals for interconnection fabric 0 2009
* 2010/0327,907 ENHANCED PERMUTABLE SWITCHING NETWORK WITH MULTICASTING SIGNALS FOR INTERCONNECTION FABRIC 1 2009
7,863,932 Scalable non-blocking switching network for programmable logic 1 2010
* 2010/0244,895 SCALABLE NON-BLOCKING SWITCHING NETWORK FOR PROGRAMMABLE LOGIC 7 2010
7,986,163 Scalable non-blocking switching network for programmable logic 2 2010
* 2011/0089,972 SCALABLE NON-BLOCKING SWITCHING NETWORK FOR PROGRAMMABLE LOGIC 1 2010
* 8,106,682 Permutable switching network with enhanced interconnectivity for multicasting signals 1 2010
* 2011/0084,728 PERMUTABLE SWITCHING NETWORK WITH ENHANCED INTERCONNECTIVITY FOR MULTICASTING SIGNALS 0 2010
8,242,807 Scalable non-blocking switching network for programmable logic 1 2011
8,395,415 Enhanced permutable switching network with multicasting signals for interconnection fabric 0 2011
8,698,519 Scalable non-blocking switching network for programmable logic 0 2012
 
Versity Design, Inc. (2)
* 6,009,256 Simulation/emulation system and method 127 1997
6,321,366 Timing-insensitive glitch-free logic system and method 134 1998
 
MORGAN STANLEY & CO., INCORPORATED (1)
* 2008/0265,938 Architecture and interconnect scheme for programmable logic circuits 2 2008
 
Montedison S.p.A. (1)
* 4,943,744 Differentiating logical circuit for asynchronous systems 1 1989
 
MICROSEMI SOC CORP. (4)
7,009,422 Floor plan for scalable multiple level tab oriented interconnect architecture 3 2001
* 2002/0070,756 Floor plan for scalable multiple level tab oriented interconnect architecture 7 2001
6,975,138 Method and apparatus for universal program controlled bus architecture 43 2004
7,382,156 Method and apparatus for universal program controlled bus architecture 43 2005
 
ATMEL CORPORATION (11)
* 4,918,440 Programmable logic cell and array 175 1986
* 4,845,633 System for programming graphically a programmable, asynchronous logic cell and array 74 1987
* 5,089,973 Programmable logic cell and array 42 1989
* 5,019,736 Programmable logic cell and array 81 1989
* 5,144,166 Programmable logic cell and array 365 1990
* 5,155,389 Programmable logic cell and array 53 1991
* 5,894,565 Field programmable gate array with distributed RAM and increased cell utilization 134 1996
* 6,026,227 FPGA logic cell internal structure including pair of look-up tables 14 1997
* 6,014,509 Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells 137 1997
* 6,167,559 FPGA structure having main, column and sector clock lines 60 1998
6,292,021 FPGA structure having main, column and sector reset lines 25 2000
* Cited By Examiner