US Patent No: 4,700,187

Number of patents in Portfolio can not be more than 2000

Programmable, asynchronous logic cell and array

1 Status Updates

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An asynchronous logic cell and a two- or three dimensional array formed of such cells. Each cell comprises a number of exclusive-OR gates, Muller C-elements and programmable switches. The logic cell is reprogrammable and may even be reprogrammed dynamically, such as to perform recursive operations or simply to make use of hardware which is temporarily idle. Programming is accomplished by setting the states of the switches in each cell. A user-friendly programming environment facilitates the programming of the switches. The array can be used to implement any circuit capable of being modelled as a broad class of Petri Nets. Configurations for (i.e., programs for setting cell switches to create) circuit blocks such as adders, multiplexers, buffer stacks, and so forth, may be stored in a library for future reference. With an adequate library, custom hardware can be designed by simply mapping stored blocks onto chips and connecting them together. Further, because the array is regular and switch settings can produce logical wires, crossovers, connections and routings running both 'horizontally' and 'vertically', it is in general possible to 'wire around' defective elements. If a large wafer contains defective cells, those cells can simply be avoided and bypassed, with the remainder of the wafer remaining useful.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
APPLE COMPUTER, INC.CUPERTINO, CA461
ATMEL CORPORATIONSAN JOSE, CA1374

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Furtek, Frederick C Menlo Park, CA 19 1511

Cited Art Landscape

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
* 4,467,439 OR Product term function in the search array of a PLA 17 1981
 
MASSACHUSETTS INSTITUTE OF TECHNOLOGY (1)
RE31287 Asynchronous logic array 15 1980
 
GENERAL SEMICONDUCTOR, INC. (1)
* 4,414,547 Storage logic array having two conductor data column 82 1981
 
SIEMENS AKTIENGESELLSCHAFT (1)
* 4,331,950 Broad band switching network 9 1980
 
Telesis Corporation of Delaware, Inc. (1)
* 4,451,895 Interactive computer aided design system 119 1983
 
Signetics Corporation (1)
* 4,422,072 Field programmable logic array circuit 52 1981
 
FUJITSU LIMITED (1)
* 4,611,236 Masterslice semiconductor device 25 1984
 
LOCKHEED MARTIN CORPORATION (1)
* 4,600,846 Universal logic circuit modules 38 1983
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
The MITRE Corporation (1)
* 5,056,053 Algebraic transform machine 0 1990
 
CADENCE DESIGN SYSTEMS, INC. (17)
* 5,452,231 Hierarchically connected reconfigurable logic assembly 149 1994
* 5,448,496 Partial crossbar interconnect architecture for reconfigurably connecting multiple reprogrammable logic devices in a logic emulation system 110 1994
* 5,477,475 Method for emulating a circuit design using an electrically reconfigurable hardware emulation apparatus 63 1994
* 5,657,241 Routing methods for use in a logic emulation system 38 1995
* 5,612,891 Hardware logic emulation system with memory capability 63 1995
* 5,644,515 Hardware logic emulation system capable of probing internal nodes in a circuit design undergoing emulation 39 1995
* 5,841,967 Method and apparatus for design verification using emulation and simulation 77 1996
* 5,884,066 Method and apparatus for a trace buffer in an emulation system 18 1997
* 5,960,191 Emulation system with time-multiplexed interconnect 86 1997
* 5,970,240 Method and apparatus for configurable memory emulation 54 1997
6,421,251 Array board interconnect system and method 31 1998
* 6,134,516 Simulation server system and method 101 1998
* 6,026,230 Memory simulation system and method 81 1998
6,389,379 Converification system and method 155 1998
* 6,058,492 Method and apparatus for design verification using emulation and simulation 45 1998
6,377,912 Emulation system with time-multiplexed interconnect 73 1999
6,842,729 Apparatus for emulation of electronic systems 14 2002
 
FREESCALE SEMICONDUCTOR, INC. (1)
* 4,935,734 Semi-conductor integrated circuits/systems 174 1986
 
MOSAID TECHNOLOGIES INCORPORATED (1)
* 5,210,699 Process for extracting logic from transistor and resistor data representations of circuits 29 1991
 
ALTERA CORPORATION (9)
* 4,899,067 Programmable logic devices with spare circuits for use in replacing defective circuits 237 1988
* 6,034,536 Redundancy circuitry for logic circuits 28 1997
* 6,107,820 Redundancy circuitry for programmable logic devices with interleaved input circuits 80 1998
6,201,404 Programmable logic device with redundant circuitry 44 1999
* 6,091,258 Redundancy circuitry for logic circuits 19 1999
6,222,382 Redundancy circuitry for programmable logic devices with interleaved input circuits 6 2000
* 6,166,559 Redundancy circuitry for logic circuits 43 2000
6,344,755 Programmable logic device with redundant circuitry 44 2000
6,337,578 Redundancy circuitry for programmable logic devices with interleaved input circuits 9 2001
 
XILINX, INC. (14)
* 4,870,302 Configurable electrical circuit having configurable logic elements and configurable interconnects 732 1988
* 5,448,493 Structure and method for manually controlling automatic configuration in an integrated circuit logic block array 43 1989
* RE34363 Configurable electrical circuit having configurable logic elements and configurable interconnects 595 1991
* 5,337,255 Method for implementing set/reset synchronously or asynchronously in a programmable logic device 26 1991
6,292,018 Configurable cellular array 35 1996
6,664,808 Method of using partially defective programmable logic devices 23 2001
6,817,006 Application-specific testing methods for programmable logic devices 32 2002
7,143,295 Methods and circuits for dedicating a programmable logic device for use with specific designs 13 2002
7,007,250 Application-specific methods useful for testing look up tables in programmable logic devices 19 2003
7,127,697 Methods of utilizing programmable logic devices having localized defects in application-specific products 15 2003
7,216,277 Self-repairing redundancy for memory blocks in programmable logic devices 13 2003
7,219,314 Application-specific methods for testing molectronic or nanoscale devices 9 2004
6,891,395 Application-specific testing methods for programmable logic devices 25 2004
7,394,708 Adjustable global tap voltage to improve memory cell yield 17 2005
 
COMMISSARIAT A L'ENERGIE ATOMIQUE (1)
7,499,843 Reconfigurable control system based on hardware implementation of Petri graphs 0 2003
 
QUICKTURN DESIGN SYSTEMS, INC. (7)
* 5,036,473 Method of using electronically reconfigurable logic circuits 282 1989
* 5,329,470 Reconfigurable hardware emulation system 139 1993
* 5,812,414 Method for performing simulation using a hardware logic emulation system 46 1996
* 5,796,623 Apparatus and method for performing computations with electrically reconfigurable logic devices 33 1996
* 5,734,581 Method for implementing tri-state nets in a logic emulation system 19 1996
* 5,963,735 Hardware logic emulation system 32 1997
* 6,377,911 Apparatus for emulation of electronic hardware system 22 1999
 
MASSACHUSETTS INSTITUTE OF TECHNOLOGY (9)
* 4,937,475 Laser programmable integrated circuit 64 1988
* 5,742,180 Dynamically programmable gate array with multiple contexts 286 1995
* 6,052,773 DPGA-coupled microprocessors 192 1995
8,742,794 Analog logic automata 0 2009
* 8,035,414 Asynchronous logic automata 0 2009
* 8,013,629 Reconfigurable logic automata 0 2009
* 8,766,665 Reconfigurable logic automata 0 2011
* 8,692,575 Asynchronous logic automata 0 2011
* 2012/0025,868 Asynchronous Logic Automata 1 2011
 
BTR, INC. (1)
* 6,034,547 Method and apparatus for universal program controlled bus 32 1996
 
TRW INC. (3)
* 4,928,022 Redundancy interconnection circuitry 14 1987
* 5,451,801 Adaptive configurable gate array 6 1992
* 5,459,340 Adaptive configurable gate array 37 1994
 
ACTEL CORPORATION (18)
* 5,457,410 Architecture and interconnect scheme for programmable logic circuits 218 1993
* 5,850,564 Scalable multiple level tab oriented interconnect architecture 85 1995
* 6,051,991 Architecture and interconnect scheme for programmable logic circuits 31 1997
6,433,580 Architecture and interconnect scheme for programmable logic circuits 21 1998
6,417,690 Floor plan for scalable multiple level tab oriented interconnect architecture 7 1998
6,329,839 Method and apparatus for universal program controlled bus architecture 45 1999
6,300,793 Scalable multiple level tab oriented interconnect architecture 26 1999
6,320,412 Architecture and interconnect for programmable logic circuits 3 1999
6,462,578 Architecture and interconnect scheme for programmable logic circuits 6 2000
6,507,217 Architecture and interconnect scheme for programmable logic circuits 26 2001
6,504,399 Method and apparatus for universal program controlled bus architecture 4 2001
7,009,422 Floor plan for scalable multiple level tab oriented interconnect architecture 3 2001
7,017,136 Architecture and interconnect scheme for programmable logic circuits 3 2003
7,078,933 Architecture and interconnect scheme for programmable logic circuits 3 2005
7,126,375 Floor plan for scalable multiple level tab oriented interconnect architecture 0 2006
7,142,012 Architecture and interconnect scheme for programmable logic circuits 13 2006
7,830,173 Method and apparatus for universal program controlled bus architecture 3 2009
8,289,047 Architecture and interconnect scheme for programmable logic circuits 0 2010
 
MENTOR GRAPHICS (HOLDING) LTD. (2)
* 5,777,489 Field programmable gate array with integrated debugging facilities 65 1995
6,717,433 Reconfigurable integrated circuit with integrated debugging facilities and scalable programmable interconnect 8 2002
 
BANK OF AMERICA, N.A. (10)
6,597,196 Architecture and interconnect scheme for programmable logic circuits 23 2002
6,624,658 Method and apparatus for universal program controlled bus architecture 2 2002
6,703,861 Architecture and interconnect scheme for programmable logic circuits 99 2002
6,747,482 Architecture and interconnect scheme for programmable logic circuits 14 2003
6,975,138 Method and apparatus for universal program controlled bus architecture 41 2004
6,989,688 Architecture and interconnect scheme for programmable logic circuits 1 2004
7,382,156 Method and apparatus for universal program controlled bus architecture 41 2005
7,409,664 Architecture and interconnect scheme for programmable logic circuits 2 2005
7,646,218 Architecture and interconnect scheme for programmable logic circuits 1 2008
7,915,918 Method and apparatus for universal program controlled bus architecture 0 2010
 
SYNOPSYS, INC. (2)
* 5,625,580 Hardware modeling system and method of use 45 1994
* 6,148,275 System for and method of connecting a hardware modeling element to a hardware modeling system 2 1997
 
ECOLE POLYTECHNIQUE FEDERALE DE LAUSANNE (1)
* 5,508,636 Electronic system organised as an array of cells 26 1994
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (3)
* 4,798,976 Logic redundancy circuit scheme 17 1987
* 5,732,233 High speed pipeline method and apparatus 23 1995
* 5,646,544 System and method for dynamically reconfiguring a programmable gate array 293 1995
 
META SYSTEMS (5)
6,594,810 Reconfigurable integrated circuit with a scalable architecture 30 2001
7,478,261 Reconfigurable circuit with redundant reconfigurable cluster(s) 1 2005
7,275,196 Runtime reconfiguration of reconfigurable circuits 1 2005
7,529,998 Runtime reconfiguration of reconfigurable circuits 2 2007
8,010,826 Reconfigurable circuit with redundant reconfigurable cluster(s) 0 2009
 
PACT XPP TECHNOLOGIES AG (1)
9,037,807 Processor arrangement on a chip including data processing, memory, and interface elements 0 2010
 
Anamartic Limited (1)
* 4,847,615 Control system for chained circuit modules 20 1987
 
RICOH COMPANY, LTD. (2)
7,120,699 Document controlled workflow systems and methods 10 2001
7,356,611 Method and apparatus for permissions based active document workflow 3 2002
 
Crosspoint Solutions, Inc. (1)
* 5,527,745 Method of fabricating antifuses in an integrated circuit device and resulting structure 16 1993
 
FUJI XEROX CO., LTD. (1)
6,336,209 Information processing system that processes portions of an application program using programmable logic circuits 13 1999
 
ADVANTAGE LOGIC, INC. (14)
6,975,139 Scalable non-blocking switching network for programmable logic 14 2004
7,460,529 Interconnection fabric using switching networks in hierarchy 7 2004
7,256,614 Scalable non-blocking switching network for programmable logic 10 2005
7,423,453 Efficient integrated circuit layout scheme to implement a scalable switching network used in interconnection fabric 10 2006
7,417,457 Scalable non-blocking switching network for programmable logic 10 2007
7,557,613 Scalable non-blocking switching network for programmable logic 10 2008
7,768,302 Scalable non-blocking switching network for programmable logic 3 2009
7,999,570 Enhanced permutable switching network with multicasting signals for interconnection fabric 0 2009
7,863,932 Scalable non-blocking switching network for programmable logic 1 2010
7,986,163 Scalable non-blocking switching network for programmable logic 2 2010
* 8,106,682 Permutable switching network with enhanced interconnectivity for multicasting signals 1 2010
8,242,807 Scalable non-blocking switching network for programmable logic 1 2011
8,395,415 Enhanced permutable switching network with multicasting signals for interconnection fabric 0 2011
8,698,519 Scalable non-blocking switching network for programmable logic 0 2012
 
NATIONAL SEMICONDUCTOR CORPORATION (4)
* 5,317,209 Dynamic three-state bussing capability in a configurable logic array 38 1993
* 5,298,805 Versatile and efficient cell-to-local bus interface in a configurable logic array 72 1993
* 5,296,759 Diagonal wiring between abutting logic cells in a configurable logic array 124 1993
* 5,814,847 General purpose assembly programmable multi-chip package substrate 95 1996
 
INTEL CORPORATION (1)
* 6,654,944 Two-dimensional C-element array 5 2002
 
Versity Design, Inc. (2)
* 6,009,256 Simulation/emulation system and method 116 1997
6,321,366 Timing-insensitive glitch-free logic system and method 127 1998
 
Montedison S.p.A. (1)
* 4,943,744 Differentiating logical circuit for asynchronous systems 1 1989
 
ATMEL CORPORATION (11)
* 4,918,440 Programmable logic cell and array 167 1986
* 4,845,633 System for programming graphically a programmable, asynchronous logic cell and array 73 1987
* 5,089,973 Programmable logic cell and array 41 1989
* 5,019,736 Programmable logic cell and array 81 1989
* 5,144,166 Programmable logic cell and array 353 1990
* 5,155,389 Programmable logic cell and array 53 1991
* 5,894,565 Field programmable gate array with distributed RAM and increased cell utilization 122 1996
* 6,026,227 FPGA logic cell internal structure including pair of look-up tables 14 1997
* 6,014,509 Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells 133 1997
* 6,167,559 FPGA structure having main, column and sector clock lines 59 1998
6,292,021 FPGA structure having main, column and sector reset lines 24 2000
* Cited By Examiner