Semiconductor integrated circuit device and method of producing the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4701349
SERIAL NO

06806342

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A silicide layer of a refractory metal for reducing resistance and a nitride layer for preventing diffusion of aluminum are formed on the source and drain regions of an MISFET. The silicide layer is formed in self-alignment with the source and drain regions by two annealings effected at a low temperature and at a high temperature, respectively, and has a low resistance. The nitride layer is formed by directly nitriding the silicide layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HITACHI LTDTOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kaneko, Hiroko Higashimurayama, JP 34 1805
Koyanagi, Mitsumasa Higashimurayama, JP 31 925

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation