Importance

Loading Importance Indicators...

Abstract

A computer memory including a memory subsystem controller having a circuit for providing a plurality of block select signals and a raw address. A plurality of memory blocks is provided, with one of the memory blocks being provided for each of the block select signals from the memory subsystem controller. Each of the memory blocks includes random access memory (RAM) devices for storing data, and a refresh circuit for refreshing its associated RAM devices independent of the refreshing of the RAM devices of the other blocks. The refreshing of the refresh circuit occurs, if possible, when its associated memory block is not selected by its corresponding block select signal from the memory subsystem controller. A re-establishing circuit is included in each memory block which receives a row address from the memory subsystem controller and re-establishes the received row address in its RAM devices after they have been refreshed.

Loading the Abstract Image...

First Claim