Cache memory consistency control with explicit software instructions

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4713755
SERIAL NO

06750381

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Memory integrity is maintained in a system with a hierarchical memory using a set of explicit cache control instructions. The caches in the system have two status flags, a valid bit and a dirty bit, with each block of information stored. The operating system executes selected cache control instructions to ensure memory integrity whenever there is a possibility that integrity could be compromised.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HEWLETT-PACKARD COMPANYPALO ALTO CA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Baum, Allen Palo Alto, CA 10 474
Bryg, William R Saratoga, CA 38 1713
Worley, Jr William S Saratoga, CA 16 841

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation