Dynamically controlled interleaving

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4740911
SERIAL NO

06850089

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A data processing system in which interleaving among memory controllers may be controlled. The interleaving is carried out on a double-word basis, and the state of the double-word address bit is used to select the bus address of the memory controller in which double-words having that address bit are stored. The dynamically controllable interleaving allows greater flexibility in the design of the memory controllers in a data processing system.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION A DE CORP3065 BOWERS AVENUE SANTA CLARA CA 95052

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
McFarland, Harold L Santa Clara, CA 15 1324
Shar, Len Palo Alto, CA 8 256

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation