US Patent No: 4,750,107

Number of patents in Portfolio can not be more than 2000

Printer-tape data link processor with DMA slave controller which automatically switches between dual output control data chomels

Stats

ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

A peripheral controller (data link processor) controls data transfers between a host computer and a plurality of tape peripheral units and a single printer peripheral unit. A master microprocessor commands three subordinate controllers to permit concurrent data transfers through a buffer memory in both the Read and the Write directions. A dual channel control from the master microprocessor actuates a DMA switch so that data transfers to/from the tape units can be controlled by switching on alternate control lines which regulate the data transfer operations.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
UNISYS CORPORATIONBLUE BELL, PA2757

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Buggert, Jerrold E San Juan Capistrano, CA 4 311

Cited Art

Patent Info (Count) # Cites Year
 
UNISYS CORPORATION (2)
4,616,337 Automatic read system for peripheral-controller 14 1983
4,602,331 Magnetic tape-data link processor providing automatic data transfer 25 1983
 
BELL TELEPHONE LABORATORIES, INCORPORATED (1)
4,538,224 Direct memory access peripheral unit controller 37 1982
 
CABLE SERVICES GROUP, INC. A CORPORATION OF DELAWARE (1)
4,516,199 Data processing system 38 1980
 
COMPAQ INFORMATION TECHNOLOGIES GROUP, L.P. (1)
4,543,626 Apparatus and method for controlling digital data processing system employing multiple processors 59 1982
 
HITACHI, LTD. (1)
4,525,839 Method of controlling storage device 147 1982
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
4,371,932 I/O Controller for transferring data between a host processor and multiple I/O units 84 1981
 
TOKYO SHIBAURA DENKI KABUSHIKI KAISHA (1)
4,546,351 Data transmission system with distributed microprocessors 10 1982
 
WESTERN ATLAS INTERNATIONAL, INC. (1)
4,549,263 Device interface controller for input/output controller 32 1984

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (3)
5,295,246 Bidirectional FIFO buffer for interfacing between two buses of a multitasking system 51 1993
5,664,223 System for independently transferring data using two independently controlled DMA engines coupled between a FIFO buffer and two separate buses respectively 23 1994
5,511,154 Method and apparatus for managing concurrent access to multiple memories 6 1994
 
UNISYS CORPORATION (2)
4,905,184 Address control system for segmented buffer memory 36 1987
5,070,477 Port adapter system including a controller for switching channels upon encountering a wait period of data transfer 9 1989
 
CANON KABUSHIKI KAISHA (1)
6,577,313 Image data control apparatus 1 1995
 
FUJITSU LIMITED (1)
6,763,427 Optimizing the execution sequence in a tape apparatus in order to minimize tape traveling distance 2 1999
 
HONEYWELL BULL INC. (1)
4,888,727 Peripheral controller with paged data buffer management 9 1989
 
INTEL CORPORATION (1)
5,828,903 System for performing DMA transfer with a pipeline control switching such that the first storage area contains location of a buffer for subsequent transfer 83 1996
 
MITSUBISHI DENKI KABUSHIKI KAISHA (1)
5,031,097 Direct memory access controller 11 1989
 
NEC CORPORATION (1)
5,349,693 Control circuit for digital data transfer 5 1993
 
PFU LIMITED (1)
5,031,091 Channel control system having device control block and corresponding device control word with channel command part and I/O command part 50 1989
 
RICOH COMPANY, LTD. (1)
5,530,901 Data Transmission processing system having DMA channels running cyclically to execute data transmission from host to memory and from memory to processing unit successively 21 1992
 
SAMSUNG ELECTRONICS CO., LTD. (1)
6,003,096 Host interface circuit for preventing data loss and improving interface speed for an image forming apparatus by latching received data in response to a strobe input signal 6 1997
 
SEIKO EPSON CORPORATION (1)
5,426,734 Apparatus for controlling a displayed image on a raster scan display 2 1993
 
STORAGE TECHNOLOGY CORPORATION (1)
5,121,479 Early start mode data transfer apparatus 41 1990
 
SUN MICROSYSTEMS, INC. (1)
5,386,532 Method and apparatus for transferring data between a memory and a plurality of peripheral units through a plurality of data channels 23 1991
 
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. (1)
6,018,781 Work station having simultaneous access to registers contained in two different interfaces 3 1992
 
Other [Check patent profile for assignment information] (1)
5,003,471 Windowed programmable data transferring apparatus which uses a selective number of address offset registers and synchronizes memory access to buffer 20 1988