Test board for semiconductor packages
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 23, 1988
Issued Date -
N/A
app pub date -
Jun 19, 1986
filing date -
Jul 24, 1982
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A test device for burn-in tests of semiconductor packages. The device includes a printed circuit board provided with openings or frames for receiving the semiconductor packages to be tested and aligning the package lead with circuit board terminals. A cover plate provided with elastic bodies on a back side thereof is used to concurrently elastically press all of the leads and terminals into electrical contact. In one embodiment, elastic connectors having thin metal wires embedded therein are provided in the openings or frames to electrically connect the leads to the terminals when the cover plates is pressed downwards on the semiconductor packages.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully