Three input binary adder
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Nov 8, 1988
Grant Date -
N/A
app pub date -
Dec 24, 1985
filing date -
Dec 24, 1985
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A three input binary adder with only a single carry path. First adder circuits receive one bit of each of the three words of the same significance. Second cells which include a carry path are coupled to the first circuits such that one of the bits of lower significance from the first circuits is coupled to one of the cells and the other bit from the first circuit is coupled to the next of the cells along the carry path.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully