Importance

Loading Importance Indicators...

Abstract

In a data processing system, each direct memory access controller is connected to a bus and the memory it controls, the memory being connected to a bus, bypassing the controller. The controller simultaneously generates two addresses, one for addressing the memory space it controls and another for addressing memory space controlled by another controller. Data is then passed directly from one memory space over the bus to another memory space in a single clock cycle. When a controller is acting as a bus master it causes the generation of a system, user or external signal signifying what memory space it will be permitted to access and each controller includes comparison circuits for comparing an address on the bus with one or more address space limit values, depending upon which of the three signals is received. An error signal is produced by the controller if another controller attempts to address memory space which it is not permitted to access. The controller also includes registers for storing an interrupt address, a constant value and status, and circuitry for transferring the status and constant value over the bus for storage at the interrupt address, the transfer taking place automatically upon detection of an exception.

Loading the Abstract Image...

First Claim