US Patent No: 4,805,091

Number of patents in Portfolio can not be more than 2000

Method and apparatus for interconnecting processors in a hyper-dimensional array

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A massively parallel processor comprising 65,534 (=2.sup.16) individual processors is organized so that there are 16 (=2.sup.4) individual processors on each of 4,096 (=2.sup.12) integrated circuits. The integrated circuits are interconnected in the form of a Boolean cube of 12 dimensions for routing of message packets. Each circuit board carries 32 (=2.sup.5) integrated circuits and each backplane carries 16 (=2.sup.4) circuit boards. There are eight (=2.sup.3) backplanes advantageously arranged in a cube that is 2.times.2.times.2. Each integrated circuit on a circuit board is connected to five integrated circuits on the same board which are its nearest neighbors in the first five dimensions. Further, each integrated circuit is also connected to four other integrated circuits on different circuit boards, but on the same backplane. Finally, each integrated circuit is also connected to three other integrated circuits, each on a different backplane. As a result of this arrangement, all message packets are first routed to nearest neighbor ICs located on the same circuit board; all message packets are then routed to nearest neighbor ICs located on the same backplane; and finally, all message packets are then routed to nearest neighbor ICs located on different backplanes.

Loading the Abstract Image... loading....

First Claim

See full text

all claims..

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
THINKING MACHINES CORPORATIONWILMINGTON, DE90
TM PATENTS, L.P.WILMINGTON, DE95

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Clayton, Richard Newton, MA 6 107
Feyman, Carl Cambridge, MA 1 105
Hillis, W D Cambridge, MA 1 105
Kahle, Brewster San Francisco, CA 13 946
Thiel, Tamiko Somerville, MA 1 105

Cited Art Landscape

Patent Info (Count) # Cites Year
 
TM PATENTS, L.P. (2)
4,709,327 Parallel processor/memory circuit 91 1983
4,598,400 Method and apparatus for routing message packets 193 1984
 
Bell Telephone Laboratories, Incorporated (1)
4,550,397 Alternate paths in a self-routing packet switching network 71 1983
 
DUKE UNIVERSITY (1)
4,621,339 SIMD machine using cube connected cycles network architecture for vector processing 160 1983
 
IOWA STATE UNIVERSITY RESEARCH FOUNDATION, INC. (1)
4,644,496 Apparatus, methods, and systems for computer information transfer 82 1983
 
ITT CORPORATION (1)
4,620,286 Probabilistic learning element 33 1984
 
PURDUE RESEARCH FOUNDATION (1)
4,523,273 Extra stage cube 112 1982
 
SIEMENS AKTIENGESELLSCHAFT (1)
4,633,431 Arrangement for coupling digital processing units 16 1983
 
Other [Check patent profile for assignment information] (1)
4,247,892 Arrays of machines such as computers 79 1978

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (31)
5,444,701 Method of packet routing in torus networks with two buffers per edge 34 1992
5,794,059 N-dimensional modified hypercube 131 1994
5,765,012 Controller for a SIMD/MIMD array having an instruction sequencer utilizing a canned routine library 5 1994
5,822,608 Associative parallel processing system 66 1994
5,513,371 Hierarchical interconnection network architecture for parallel processing, having interconnections between bit-addressible nodes based on address bit permutations 35 1995
5,603,044 Interconnection network for a multi-nodal data processing system which exhibits incremental scalability 62 1995
5,617,577 Advanced parallel array processor I/O connection 58 1995
5,594,918 Parallel computer system providing multi-ported intelligent memory 27 1995
5,963,745 APAP I/O programmable router 48 1995
5,630,162 Array processor dotted communication network based on H-DOTs 28 1995
5,809,292 Floating point for simid array machine 92 1995
5,765,015 Slide network for an array processor 10 1995
5,625,836 SIMD/MIMD processing memory element (PME) 117 1995
5,717,943 Advanced parallel array processor (APAP) 166 1995
5,963,746 Fully distributed processing memory element 73 1995
5,842,031 Advanced parallel array processor (APAP) 54 1995
5,710,935 Advanced parallel array processor (APAP) 58 1995
6,094,715 SIMD/MIMD processing synchronization 68 1995
5,966,528 SIMD/MIMD array processor with vector processing 98 1995
5,878,241 Partitioning of processing elements in a SIMD/MIMD array processor 70 1995
5,761,523 Parallel processing system having asynchronous SIMD processing and data parallel coding 39 1995
5,754,871 Parallel processing system having asynchronous SIMD processing 105 1995
5,752,067 Fully scalable parallel processing system having asynchronous SIMD processing 63 1995
5,717,944 Autonomous SIMD/MIMD processor memory elements 19 1995
5,713,037 Slide bus communication functions for SIMD/MIMD array processor 101 1995
5,708,836 SIMD/MIMD inter-processor communication 45 1995
5,588,152 Advanced parallel processor including advanced support hardware 156 1995
5,828,894 Array processor having grouping of SIMD pickets 46 1996
5,815,723 Picket autonomy on a SIMD machine 43 1996
5,734,921 Advanced parallel array processor computer package 124 1996
5,805,915 SIMIMD array processing system 56 1997
 
CISCO TECHNOLOGY, INC. (21)
6,513,108 Programmable processing engine for efficiently processing transient data 33 1998
6,356,548 Pooled receive and transmit queues to access a shared bus in a multi-port switch asic 11 1998
6,195,739 Method and apparatus for passing data among processor complex stages of a pipelined processing engine 61 1998
6,119,215 Synchronization and control system for an arrayed processing engine 70 1998
6,101,599 System for context switching between processing elements in a pipeline of processing elements 87 1998
6,728,839 Attribute based memory pre-fetching technique 20 1998
6,385,747 Testing of replicated components of electronic device 11 1998
6,173,386 Parallel processor with debug capability 73 1998
6,920,562 Tightly coupled software protocol decode with hardware data encryption 12 1998
6,681,341 Processor isolation method for integrated multi-processor systems 21 1999
6,529,983 Group and virtual locking mechanism for inter processor synchronization 41 1999
6,892,237 Method and apparatus for high-speed parsing of network messages 123 2000
6,505,269 Dynamic addressing mapping to eliminate memory resource contention in a symmetric multiprocessor system 32 2000
6,272,621 Synchronization and control system for an arrayed processing engine 27 2000
6,442,669 Architecture for a process complex of an arrayed pipelined processing engine 40 2000
7,895,412 Programmable arrayed processing engine architecture for a network switch 5 2002
6,836,838 Architecture for a processor complex of an arrayed pipelined processing engine 7 2002
6,662,252 Group and virtual locking mechanism for inter processor synchronization 23 2002
7,185,224 Processor isolation technique for integrated multi-processor systems 10 2003
7,380,101 Architecture for a processor complex of an arrayed pipelined processing engine 1 2004
7,395,332 Method and apparatus for high-speed parsing of network messages 1 2005
 
STRATUS TECHNOLOGIES BERMUDA LTD. (8)
6,820,213 Fault-tolerant computer system with voter delay buffer 10 2000
6,735,715 System and method for operating a SCSI bus with redundant SCSI adaptors 10 2000
6,708,283 System and method for operating a system with redundant peripheral bus controllers 40 2000
6,691,257 Fault-tolerant maintenance bus protocol and method for using the same 6 2000
6,633,996 Fault-tolerant maintenance bus architecture 8 2000
6,766,479 Apparatus and methods for identifying bus protocol violations 4 2001
7,065,672 Apparatus and methods for fault-tolerant computing using a switching fabric 29 2001
6,996,750 Methods and apparatus for computer bus error termination 8 2001
 
KLEINER PERKINS CAUFIELD-BYERS IV (3)
5,280,474 Scalable processor to processor and processor-to-I/O interconnection network and method for parallel processing arrays 113 1990
5,434,977 Router chip for processing routing address bits and protocol bits using same circuitry 6 1993
5,598,408 Scalable processor to processor and processor to I/O interconnection network and method for parallel processing arrays 59 1994
 
MASSACHUSETTS INSTITUTE OF TECHNOLOGY (3)
5,159,690 Multidimensional cellular data array processing system which separately permutes stored data elements and applies transformation rules to permuted elements 17 1988
5,377,129 Particle interaction processing system 14 1993
5,432,718 Particle interaction processing system 30 1994
 
Wavetracer, Inc. (3)
5,193,202 Processor array with relocated operand physical address generator capable of data transfer to distant physical processor for each virtual processor while simulating dimensionally larger array processor 92 1990
5,157,785 Process cell for an N-dimensional processor array having a single input element with 2N data inputs, memory, and full function arithmetic logic unit 20 1990
5,133,073 Processor array of N-dimensions which is physically reconfigurable into N-1 17 1990
 
FUJITSU LIMITED (2)
5,420,982 Hyper-cube network control system having different connection patterns corresponding to phase signals for interconnecting inter-node links and between input/output links 7 1993
5,689,661 Reconfigurable torus network having switches between all adjacent processor elements for statically or dynamically splitting the network into a plurality of subsystems 40 1996
 
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (2)
5,345,578 Competitive snoopy caching for large-scale multiprocessors 32 1993
8,427,980 Methods and apparatus to determine and implement multidimensional network topologies 0 2010
 
TM PATENTS, L.P. (2)
5,485,627 Partitionable massively parallel processing system 34 1992
5,913,070 Inter-connector for use with a partitionable massively parallel processing system 2 1996
 
UNIVERSITY OF IOWA RESEARCH FOUNDATION (2)
5,442,797 Latency tolerant risc-based multiple processor with event driven locality managers resulting from variable tagging 36 1991
5,613,136 Locality manager having memory and independent code, bus interface logic, and synchronization components for a processing element for intercommunication in a latency tolerant multiple processor 152 1993
 
ASUSTEK COMPUTER INC. (1)
7,203,856 Mobile computer with desktop type processor 5 2004
 
BROADBAND ROYALTY CORPORATION (1)
5,367,636 Hypercube processor network in which the processor indentification numbers of two processors connected to each other through port number n, vary only in the nth bit 68 1993
 
CALIFORNIA INSTITUTE OF TECHNOLOGY (1)
5,105,424 Inter-computer message routing system with each computer having separate routinng automata for each dimension of the network 158 1988
 
EMC CORPORATION (1)
5,544,330 Fault tolerant interconnect topology using multiple rings 15 1994
 
EXA CORPORATION (1)
5,594,671 Computer system for simulating physical processes using multiple-integer state vectors 24 1993
 
GALLE DEVELOPMENT KG LIMITED LIABILITY COMPANY (1)
6,728,862 Processor array and parallel data processing methods 32 2000
 
LEVEL 3 COMMUNICATIONS, LLC (1)
5,041,971 Memory accessing switch network 40 1988
 
MASPAR COMPUTER CORPORATION (1)
5,581,777 Parallel processor memory transfer system using parallel transfers between processors and staging registers and sequential transfers between staging registers and memory 40 1995
 
MASSIVELY PARALLEL INSTRUMENTS, INC. (1)
5,206,506 Ion processing: control and analysis 54 1991
 
MERCHATRONICS, LLC (1)
5,109,479 Method of designing three dimensional electrical circuits 25 1989
 
MISSISSIPPI STATE UNIVERSITY (1)
6,996,504 Fully scalable computer architecture 5 2001
 
MOTOROLA, INC. (1)
5,379,440 Parallel processor with array of clustered processing elements having inputs seperate from outputs and outputs limited to a maximum of two per dimension 15 1991
 
NORMAN, RICHARD (1)
8,124,429 Reprogrammable circuit board with alignment-insensitive support for multiple component contact types 10 2006
 
PATENTPORTFOLIO 2 S.A.R.L. (1)
6,272,548 Dead reckoning routing of packet data within a network of nodes having generally regular topology 48 1998
 
REGENTS OF THE UNIVERSITY OF MINNESOTA (1)
5,170,482 Improved hypercube topology for multiprocessor computer systems 95 1991
 
SILICON GRAPHICS INTERNATIONAL, CORP. (1)
5,170,370 Vector bit-matrix multiply functional unit 12 1990
 
STRATUS COMPUTER SYSTEMS S.A.R.L. LUXEMBOURG SWISS BRANCH (1)
6,687,851 Method and system for upgrading fault-tolerant systems 24 2000
 
STRATUS COMPUTER SYSTEMS, S.A.R.L., LUXEMBOURG (1)
6,948,010 Method and apparatus for efficiently moving portions of a memory block 21 2000
 
Stratus Computer, Inc. (1)
5,243,704 Optimized interconnect networks 25 1992
 
TEXAS INSTRUMENTS INCORPORATED (1)
5,781,551 Computer communications system with tree architecture and communications method 27 1994
 
UNISYS CORPORATION (1)
5,142,629 System for interconnecting MSUs to a computer system 1 1989
 
UNIVERSITY OF WASHINGTON (1)
5,524,212 Multiprocessor system with write generate method for updating cache 78 1992
 
XEROX CORPORATION (1)
5,379,438 Transferring a processing unit's data between substrates in a parallel processor 38 1990
 
Other [Check patent profile for assignment information] (5)
5,581,773 Massively parallel SIMD processor which selectively transfers individual contiguously disposed serial memory elements 97 1992
5,680,536 Dual motherboard computer system 27 1995
7,185,138 Multi-dimensional data routing fabric 9 2005
7,673,118 System and method for vector-parallel multiprocessor communication 0 2006
8,436,454 Reprogrammable circuit board with alignment-insensitive support for multiple component contact types 0 2012