Sample-and-hold circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4806790
SERIAL NO

07155251

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

For elimination of a driftage of voltage at an output node, there is proposed a sampling-and-hold circuit comprising an n-p-n type charging transistor capable of charging up a hold-capacitor to a certain voltage level in proportion to the voltage level of an input signal, an n-p-n type driving transistor driven by the hold-capacitor for producing an output signal at a signal output node, and a clamping circuit operative to keep the voltage level of the base node of the charging transistor in a predetermined value is so far as the hold-capacitor keeps the certain voltage level, so that the hold-capacitor supplies a base current only to the driving transistor, thereby decreasing the driftage of voltage at the output node.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • NEC CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Sone, Kazuya Tokyo, JP 13 241

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation