Computer-aided automatic wiring method for semiconductor integrated circuit device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4823276
SERIAL NO

07026301

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A computer-aided automatic wiring method is disclosed, which determines a wiring pattern for a semiconductor IC device in which function blocks are arranged on a substrate and channel are defined around the blocks to serve as wiring regions. First, electrical connecting paths between associated blocks at one channel (a first channel) are determined to obtain a normal wiring pattern in accordance with a bonding request. Subsequently, if another channel (a second channel) already subjected to normal wiring is present among channels adjacent to the first channel, these channels are merged before the next channel is subjected to normal wiring so as to define a new expanded channel (a third channel). A combined wiring pattern of the third channel, obtained simply by combining wiring patterns of the first and second channels, is then modified conform to the shortest routing rule. If a vacant space is found in the modified wiring pattern, the space is removed to reduce the size of the third channel. The processing is repeatedly executed with respect to every channel, thereby optimizing the entire wiring pattern of the IC device to maximize its packing density.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA TOSHIBA 72 HORIKAWA-CHO SAIWAI-KU KAWASAKI-SHI JAPAN A CORP OF JAPANNot Provided

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hiwatashi, Tamotsu Yokohama, JP 4 146

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation