Fast locking phase-locked loop utilizing frequency estimation

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4827225
SERIAL NO

07206058

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A phase-locked loop compares the loop output clock with the loop input clock in a digital phase detector to provide lead/lag error signal samples. A microprocessor utilizes the lead/lag error samples to track the input clock in a wideband mode matching the bandwidth of the input and in a very narrow band mode. When the system in which the loop is utilized switches to a new input clock source, the microprocessor resets the loop divider chain so that the loop feedback signal is phase coincident with the input reference. The microprocessor tracks the new clock for a predetermined number of error samples in the wideband mode and statistically estimates, from the samples, the frequency of the input. After the frequency estimation, the microprocessor controls the loop VCO to output the computed frequency and switches to the narrow band tracking mode.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ASCOM TIMEPLEX INC400 CHESTNUT RIDGE ROAD WOODCLIFF LAKE NJ 07675

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lee, Kenneth K Harrington Park, NJ 3 61

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation