Semiconductor frame buffer memory

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4833657
SERIAL NO

06923044

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor memory for writing or reading data words in response to prescribed bank address data and bit address data, each word having a prescribed amount of bits, is described. The memory includes a memory array for storing the data words. The memory array includes at least two memory banks adjacent to one another, each bank having a bit area corresponding to the prescribed amount of bits, buffer memory for temporarily storing the data word for writing into the memory array or the data word read from the memory array, a first source for applying the bank address data to the memory array to access the memory banks, a second source for applying the bit address data to the memory banks to access prescribed bit locations of the memory banks, and logic circuitry responsive to the bit address data for cyclically shifting the data word stored in the buffer memory by an amount corresponding to the value of the received bit address data.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA TOSHIBA1-1 SHIBAURA 1-CHOME MINATO-KU TOKYO 1050023 ?1050023

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Tanaka, Shigeru Fujisawa, JP 397 8804

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation