US Patent No: 4,879,646

Number of patents in Portfolio can not be more than 2000

Data processing system with a pipelined structure for editing trace memory contents and tracing operations during system debugging

Stats

ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

A microprocessor having a multi-stage pipeline structure, comprises: a status flip-flop having its output changing when the instruction code of a predetermined instruction is decoded in the microprocessor; a circuit for outputting the output of the status flip-flop in synchronism with the output timing of an address for the bus cycle period of the microprocessor; and a circuit for sequentially storing the information, which appears at the input/output terminals of the microprocessor, as time-series data outside of the microprocessor. The time-series data is edited by discriminating the bus cycle of the microprocessor belongs to the bus cycle following an instruction on or before the predetermined instruction for changing the output of the status flip-flop or the bus cycle following an instruction on or after the predetermined instruction, with reference to the information outputted from the status flip-flop inside of the microprocessor to the outside of the same.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
NEC ELECTRONICS CORPORATIONKAWASAKI-SHI KANAGAWA3284

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Harigai, Hisao Tokyo, JP 7 91
Iwasaki, Junichi Ome, JP 26 183

Cited Art

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
4,477,872 Decode history table for conditional branch instructions 61 1982
 
NATIONSBANK OF TEXAS, N.A. (1)
4,390,946 Lookahead addressing in a pipeline computer control store with separate memory segments for single and multiple microcode instruction sequences 41 1980
 
UNISYS CORPORATION (1)
4,430,706 Branch prediction apparatus and method for a data processing system 50 1980

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (11)
5,151,981 Instruction sampling instrumentation 111 1990
5,625,821 Asynchronous or synchronous operation of event signaller by event management services in a computer system 34 1991
5,355,484 Dynamically established event monitors in event management services of a computer system 101 1991
5,305,454 Notification of event handlers in broadcast or propagation mode by event management services in a computer system 35 1991
5,237,684 Customized and versatile event monitor within event management services of a computer system 85 1991
5,371,894 Off-chip breakpoint system for a pipelined microprocessor 29 1993
5,530,868 Notification of event handlers in broadcast or propagation mode by event management services in a computer system 32 1994
5,446,876 Hardware mechanism for instruction/data address tracing 67 1994
5,642,478 Distributed trace data acquisition system 101 1994
5,678,003 Method and system for providing a restartable stop in a multiprocessor system 12 1995
6,446,029 Method and system for providing temporal threshold support during performance monitoring of a pipelined processor 53 1999
 
CADENCE DESIGN SYSTEMS, INC. (8)
5,680,583 Method and apparatus for a trace buffer in an emulation system 67 1994
5,819,065 System and method for emulating memory 38 1996
5,822,564 Checkpointing in an emulation system 25 1996
5,920,712 Emulation system having multiple emulator clock cycles per emulated clock cycle 44 1996
5,884,066 Method and apparatus for a trace buffer in an emulation system 17 1997
5,960,191 Emulation system with time-multiplexed interconnect 74 1997
5,970,240 Method and apparatus for configurable memory emulation 45 1997
7,555,424 Method and apparatus for rewinding emulated memory circuits 0 2006
 
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (8)
5,628,024 Computer architecture capable of concurrent issuance and execution of general purpose multiple instructions 2 1995
5,887,003 Apparatus and method for comparing a group of binary fields with an expected pattern to generate match results 11 1996
5,881,224 Apparatus and method for tracking events in a microprocessor that can retire more than one instruction during a clock cycle 11 1996
5,867,644 System and method for on-chip debug support and performance monitoring in a microprocessor 57 1996
5,956,476 Circuitry and method for detecting signal patterns on a bus using dynamically changing expected patterns 25 1996
5,881,217 Input comparison circuitry and method for a programmable state machine 2 1996
6,009,506 Computer architecture capable of concurrent issuance and execution of general purpose multiple instructions 1 1998
6,374,370 Method and system for flexible control of BIST registers based upon on-chip events 72 1998
 
IDENTIFY SOFTWARE LTD. (4)
6,202,199 System and method for remotely analyzing the execution of computer programs 155 1998
8,032,866 System and method for troubleshooting runtime software problems using application learning 0 2004
7,827,539 System and method for automated tuning of program execution tracing 0 2005
8,312,435 System and method for conditional tracing of computer programs 1 2006
 
INTEL CORPORATION (4)
5,367,657 Method and apparatus for efficient read prefetching of instruction code data in computer memory subsystems 13 1992
5,383,192 Minimizing the likelihood of slip between the instant a candidate for a break event is generated and the instant a microprocessor is instructed to perform a break, without missing breakpoints 3 1992
7,069,545 Quantization and compression for computation reuse 9 2000
7,328,429 Instruction operand tracing for software debug 3 2003
 
TANDEM COMPUTERS INCORPORATED (4)
5,390,355 Computer architecture capable of concurrent issuance and execution of general purpose multiple instructions 55 1992
5,574,941 Computer architecture capable of concurrent issuance and execution of general purpose multiple instruction 22 1995
5,752,064 Computer architecture capable of concurrent issuance and execution of general purpose multiple instructions 1 1996
6,092,177 Computer architecture capable of execution of general purpose multiple instructions 0 1999
 
SAMSUNG ELECTRONICS CO., LTD. (3)
6,003,107 Circuitry for providing external access to signals that are internal to an integrated circuit chip package 42 1996
5,956,477 Method for processing information in a microprocessor to facilitate debug and performance monitoring 70 1996
6,009,539 Cross-triggering CPUs for enhanced test operations in a multi-CPU computer system 17 1996
 
HITACHI, LTD. (2)
5,058,114 Program control apparatus incorporating a trace function 67 1989
5,452,469 Command performing order change over system based on information contained in executed command in a data processor 11 1993
 
MITSUBISHI DENKI KABUSHIKI KAISHA (2)
5,475,852 Microprocessor implementing single-step or sequential microcode execution while in test mode 17 1993
5,615,332 Debugging aid apparatus 11 1994
 
TEXAS INSTRUMENTS INCORPORATED (2)
5,922,070 Pipelined data processing including program counter recycling 20 1994
5,724,566 Pipelined data processing including interrupts 10 1996
 
ADVANCED MICRO DEVICES, INC. (1)
5,345,569 Apparatus and method for resolving dependencies among a plurality of instructions within a storage device 115 1991
 
AGILENT TECHNOLOGIES, INC. (1)
6,393,606 Inverse assembler 6 1999
 
ARKOS, INC. (1)
5,923,865 Emulation system having multiple emulated clock cycles per emulator clock cycle and improved signal routing 10 1995
 
ARM LIMITED (1)
8,010,774 Breakpointing on register access events or I/O port access events 0 2006
 
CANON KABUSHIKI KAISHA (1)
5,517,639 System for outputting execution time of industrial automated apparatus 6 1994
 
LENOVO (SINGAPORE) PTE LTD. (1)
5,850,562 Personal computer apparatus and method for monitoring memory locations states for facilitating debugging of post and BIOS code 71 1994
 
MASSACHUSETTS INSTITUTE OF TECHNOLOGY (1)
5,412,799 Efficient data processor instrumentation for systematic program debugging and development 21 1993
 
MENTOR GRAPHICS (HOLDING) LTD. (1)
5,754,827 Method and apparatus for performing fully visible tracing of an emulation 94 1995
 
MENTOR GRAPHICS CORPORATION (1)
8,108,198 Memory tracing in an emulation environment 2 2007
 
MOTOROLA, INC. (1)
5,410,686 Methods for scan path debugging 10 1993
 
NEC ELECTRONICS CORPORATION (1)
5,056,013 In-circuit emulator 26 1989
 
SUN MICROSYSTEMS, INC. (1)
5,594,864 Method and apparatus for unobtrusively monitoring processor states and characterizing bottlenecks in a pipelined processor executing grouped instructions 82 1995
 
OTHER [CHECK PATENT PROFILE FOR ASSIGNMENT INFORMATION] (1)
6,151,687 Method for observing the execution of a program loaded into an information processing system and apparatus for performing the method 2 1993