DV/DT of power MOSFETS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4881106
SERIAL NO

07197540

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A power MOSFET, such as an n-channel MOSFET, is structured to increase the permissible maximum rate of change in voltage during reverse recovery by reducing or eliminating the well containing the active region under the gate bond pad, or any pad which must be isolated from the source metallization, and by providing a polysilicon sheet between the pad area and the substrate. In an n-channel MOSFET where the gate pad is to be protected, the well is a p-well and the active region is the p-region within the well. The p-region under the gate bond pad is reduced to a strip or ring corresponding to the proximity of the gate and the margin of the p-well surrounding the gate pad area. The polysilicon sheet is insulated from the gate pad by a dielectric layer and is held at the potential of the source by connection with the source metallization. The gate oxide area may extend only partially under the polysilicon sheet seperating the gate pad and the n-type substrate (or n-type epitaxial layer), while the remainder of the polysilicon sheet covers a region of field oxide.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
IXYS CORPORATION 2355 ZANKER RD SAN JOSE CA 95131-1109 A CORP OF CANot Provided

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Barron, Mark B Danville, CA 31 218

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation