Incremental logic synthesis method

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4882690
SERIAL NO

06911461

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A logic design automation system examines correspondence relationship among sublogics in intermediate gate-level logic (containing neither physical design information nor manually optimized logic design information) produced from updated functional-level logic and current gate-level logic (containing the above information) to identify corresponding sublogics and non-corresponding sublogics of the gate-level logics with reference to primary input/output signals and input/output gates. For the corresponding sublogics, the corresponding sublogics of the current gate-level logic are selected, and for the non-corresponding sublogics, the non-corresponding sublogics of the intermediate gate-level logic are selected. The selected sublogics are combined to synthesize updated gate-level logic which preserved therein the physical design information and the manually optimized logic design information for portions of the current gate-level logic which need not be modified.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HITACHI LTDTOKYO 100-8280

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Akiyama, Keiho Madison, WI 2 124
Hikosaka, Mitsuhiro Kawasaki, JP 1 87
Koshishita, Junji Yokohama, JP 2 100
Kubo, Takashige Hachioji, JP 11 444
Morita, Masato Hadano, JP 13 169
Sakataya, Yoshinori Hadano, JP 2 126
Shinsha, Takao Yokohama, JP 3 111
Tsuchiya, Yoji Hiratsuka, JP 1 87

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation