Method and apparatus for fault tolerant communication within a computing system

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4890224
SERIAL NO

06879720

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus for fault tolerant communication among a plurality of I/O controllers and a communication controller using an I/O bus having byte-parallel and bit-serial data lines. Each controller is connected to the bit-serial and byte-parallel data lines and the CPU communication controller is capable of selectively indicating which set of lines shall be used for communicating information. When serial communication is desired, a switching signal is transmitted by the CPU communication controller on the serial data line whereupon the I/O controllers switch communication from the byte-parallel data lines to the bit-serial data line. Serial arbitration conflicts are avoided by allocating a time interval to each I/O controller. Each time interval is divided into 3-bit periods. An arbitrating I/O controller asserts the first itself bit true, asserts the second bit false, and disconnects from the bus during the third bit period to separate in time the modules connected to the bus from each other. The CPU communication controller in an operating system initializes newly-inserted modules and synchronizes unsynchronized modules by generating a signal on the bus for prescribed periods of time after which synchronizing control modules within each I/O controller synchronizes the I/O controller with the rest of the system.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
HEWLETT-PACKARD COMPANYPALO ALTO, CA728

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fremont, Michael J Palo Alto, CA 4 221

Cited Art Landscape

Patent Info (Count) # Cites Year
 
FISHER-ROSEMOUNT SYSTEMS, INC. (1)
* 4627045 Alternating communication channel switchover system 49 1984
 
RADISYS CORPORATION (1)
* 4570220 High speed parallel bus and data transfer method 143 1983
 
TEXAS INSTRUMENTS INCORPORATED (1)
* 4463421 Serial/parallel input/output bus for microprocessor system 41 1983
 
ALLEN-BRADLEY COMPANY, INC. (1)
* 4527270 Communications network with stations that detect and automatically bypass faults 95 1983
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (3)
* 5396602 Arbitration logic for multiple bus computer system 138 1993
* 7380161 Switching a defective signal line with a spare signal line without shutting down the computer system 3 2005
7793143 Switching a defective signal line with a spare signal line without shutting down the computer system 0 2008
 
CONEXANT SYSTEMS, INC. (1)
* 5689513 Data transmission system having a backup testing facility 8 1996
 
HEWLETT-PACKARD COMPANY (1)
* 5371892 Method for configuring a computer bus adapter circuit board without the use of jumpers or switches 36 1992
 
HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP (2)
* 5815688 Verification of accesses in a functional model of a speculative out-of-order computer system 17 1996
* 5794012 Verification of strongly ordered memory accesses in a functional model of an out-of-order computer system 10 1996
 
NATIONAL INSTRUMENTS CORPORATION (1)
* 6182179 System that is able to read and write using a transmission medium and is able to read stored information via a model information structure using a different transmission medium 3 1998
 
Dell USA, L.P. (1)
* 5640517 Method and apparatus for masters to command a slave whether to transfer data in a sequential or non-sequential burst order 20 1996
 
FUJITSU LIMITED (3)
* 5369759 Call information based matching system for stored program-controlled switching system 4 1992
* 7853838 Method and apparatus for handling failure in address line 0 2009
* 2009/0276,659 Method and apparatus for handling failure in address line 3 2009
 
MEDTRONIC, INC. (2)
9265953 Handling race conditions during data transfer between multiple modules of an electronic device 0 2012
8942337 Systems and methods for handling race conditions during data transfer in an implantable medical device 0 2012
 
Silicon Tech Ltd. (1)
* 6301167 Apparatus for testing semiconductor memory 8 2000
 
NEC CORPORATION (1)
* 5502712 Routing system in data communication with frame relay procedure control 13 1994
 
EARTHLINK, INC. (1)
* 2006/0126,706 Auto-reboot modem 6 2004
 
MOSYS, INC. (9)
* 5613077 Method and circuit for communication between a module and a bus controller in a wafer-scale integrated circuit system 83 1994
* 5737587 Resynchronization circuit for circuit module architecture 20 1995
* 5666480 Fault-tolerant hierarchical bus system and method of operating same 123 1995
* 5592632 Defect tolerant integrated circuit subsystem for communication between a module and a bus controller in a wafer-scale integrated circuit system 118 1995
* 5831467 Termination circuit with power-down mode for use in circuit module architecture 93 1996
* 5843799 Circuit module redundancy architecture process 110 1997
6272577 Data processing system with master and slave devices and asymmetric signal swing bus 19 1997
6717864 Latched sense amplifiers as high speed memory in a memory system 1 2002
7634707 Error detection/correction method 4 2004
 
RENESAS ELECTRONICS CORPORATION (1)
* 5608881 Microcomputer system for accessing hierarchical buses 61 1993
 
KABUSHIKI KAISHA TOSHIBA (1)
* 5819052 Portable computer which performs bus arbitration using a serial bus 12 1996
 
LOCKHEED MARTIN CORPORATION (2)
7315551 Synchronous low voltage differential I/O buss 0 2002
* 2003/0174,724 Synchronous low voltage differential I/O buss 1 2002
 
HYNIX SEMICONDUCTOR INC. (3)
* 7443760 Multi-port memory device with serial input/output interface 2 2006
* 2007/0070,778 Multi-port memory device with serial input/output interface 2 2006
* 7843749 Multi-port memory device with serial input/output interface 0 2008
 
INVENSAS CORPORATION (3)
* 5729152 Termination circuits for reduced swing signal lines and methods for operating same 48 1995
6393504 Dynamic address mapping and redundancy in a modular memory device 35 2000
6754746 Memory array with read/write methods 37 2000
 
AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. (1)
* 6754179 Real time control of pause frame transmissions for improved bandwidth utilization 69 2000
 
CANON KABUSHIKI KAISHA (1)
* 5734328 Apparatus for switching communication method based on detected communication distance 57 1994
* Cited By Examiner