Data writing system for EEPROM
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jan 2, 1990
Grant Date -
N/A
app pub date -
Apr 15, 1988
filing date -
Apr 30, 1987
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A memory cell array of an EEPROM is divided into bit columns including 8192 words, each column being a unit for 8-bit access. An input data latch of 8 bits.times.32 words receives 8-bit data when data is written in the memory cell array. When the data is written in the memory cell array, a write controller permits the input data latch to receive the 8-bit data, then refers to an access ID latch to discriminate only the data received within a predetermined time by the input data latch, and writes only the received data into a predetermined divided region of the memory cell array.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully