US Patent No: 4,893,087

Number of patents in Portfolio can not be more than 2000

Low voltage and low power frequency synthesizer

1 Status Updates

Stats

ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

A low power and low voltage frequency synthesizer includes a memory containing information to provide divisor information to the variable divider of a phase locked loop and information to select predetermined values of capacitance to connect to the frequency determining resonant network of the VCO to provide a coarse tuning. This tuning is then further modified by the normal operation of the phase locked loop.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
MOTOROLA, INC.SCHAUMBURG, IL7099

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Davis, Walter L Arlington, WA 74 2506

Cited Art

Patent Info (Count) # Cites Year
 
MOTOROLA, INC. (2)
4,330,758 Synchronized frequency synthesizer with high speed lock 26 1980
4,631,496 Battery saving system for a frequency synthesizer 48 1985
 
BELL TELEPHONE LABORATORIES, INCORPORATED (1)
4,305,045 Phase locked loop clock synchronizing circuit with programmable controller 37 1979
 
KABUSHIKI KAISHA TOSHIBA (1)
4,613,826 Frequency synthesizer for CATV tuner 7 1985
 
THORN EMI ELECTRONICS LIMITED (1)
4,453,136 AFC System for controlling an oscillator according to an input frequency 12 1981
 
XEROX CORPORATION (1)
4,635,000 Temporal pixel clock synchronization system 21 1985

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
ROUND ROCK RESEARCH, LLC (48)
6,115,318 Clock vernier adjustment 71 1996
6,912,680 Memory system with dynamic timing correction 34 1997
5,940,608 Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal 110 1997
5,920,518 Synchronous clock generator including delay-locked loop 112 1997
6,173,432 Method and apparatus for generating a sequence of clock signals 92 1997
5,953,284 Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same 82 1997
6,011,732 Synchronous clock generator including a compound delay-locked loop 201 1997
5,940,609 Synchronous clock generator including a false lock detector 97 1997
5,926,047 Synchronous clock generator including a delay-locked loop signal loss detector 67 1997
6,101,197 Method and apparatus for adjusting the timing of signals over fine and coarse ranges 134 1997
6,269,451 Method and apparatus for adjusting data timing by delaying clock signal 43 1998
6,016,282 Clock vernier adjustment 216 1998
6,338,127 Method and apparatus for resynchronizing a plurality of clock signals used to latch respective digital signals, and memory device using same 59 1998
6,349,399 Method and apparatus for generating expect data from a captured bit pattern, and memory device using same 15 1998
6,279,090 Method and apparatus for resynchronizing a plurality of clock signals used in latching respective digital signals applied to a packetized memory device 21 1998
6,029,250 Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same 319 1998
6,430,696 Method and apparatus for high speed data capture utilizing bit-to-bit timing correction, and memory device using same 140 1998
6,374,360 Method and apparatus for bit-to-bit timing correction of a high speed memory bus 32 1998
6,026,050 Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same 146 1999
6,201,424 Synchronous clock generator including a delay-locked loop signal loss detector 27 1999
6,340,904 Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal 26 1999
6,119,242 Synchronous clock generator including a false lock detector 33 1999
6,378,079 Computer system having memory device with adjustable data clocking 67 2000
6,327,196 Synchronous memory device having an adjustable data clocking circuit 53 2000
6,959,016 Method and apparatus for adjusting the timing of signals over fine and coarse ranges 13 2000
6,954,097 Method and apparatus for generating a sequence of clock signals 7 2001
6,801,989 Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same 53 2001
6,499,111 Apparatus for adjusting delay of a clock signal relative to a data signal 42 2001
6,477,675 Method and apparatus for generating expect data from a captured bit pattern, and memory device using same 1 2001
6,952,462 Method and apparatus for generating a phase dependent control signal 21 2001
6,662,304 Method and apparatus for bit-to-bit timing correction of a high speed memory bus 125 2002
6,643,789 Computer system having memory device with adjustable data clocking using pass gates 17 2002
6,931,086 Method and apparatus for generating a phase dependent control signal 12 2002
7,016,451 Method and apparatus for generating a phase dependent control signal 4 2002
6,647,523 Method for generating expect data from a captured bit pattern, and memory device using same 12 2002
7,168,027 Dynamic synchronization of data capture on an optical or other high speed communications link 11 2003
7,085,975 Method and apparatus for generating expect data from a captured bit pattern, and memory device using same 4 2003
7,159,092 Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same 4 2003
7,415,404 Method and apparatus for generating a sequence of clock signals 3 2005
7,418,071 Method and apparatus for generating a phase dependent control signal 7 2005
7,373,575 Method and apparatus for generating expect data from a captured bit pattern, and memory device using same 1 2006
8,181,092 Dynamic synchronization of data capture on an optical or other high speed communications link 0 2006
7,889,593 Method and apparatus for generating a sequence of clock signals 0 2007
7,657,813 Method and apparatus for generating expect data from a captured bit pattern, and memory device using same 1 2008
7,602,876 Method and apparatus for generating a phase dependent control signal 5 2008
8,107,580 Method and apparatus for generating a phase dependent control signal 1 2009
7,954,031 Method and apparatus for generating expect data from a captured bit pattern, and memory device using same 0 2009
8,433,023 Method and apparatus for generating a phase dependent control signal 0 2012
 
SILICON LABORATORIES INC. (25)
6,327,463 Method and apparatus for generating a variable capacitance for synthesizing high-frequency signals for wireless communications 46 1998
6,311,050 Single integrated circuit phase locked loop for synthesizing high-frequency signals for wireless communications and method for operating same 19 1998
6,308,055 Method and apparatus for operating a PLL for synthesizing high-frequency signals for wireless communications 32 1998
6,304,146 Method and apparatus for synthesizing dual band high-frequency signals for wireless communications 22 1998
6,226,506 Method and apparatus for eliminating floating voltage nodes within a discreetly variable capacitance used for synthesizing high-frequency signals for wireless communications 20 1998
6,167,245 Method and apparatus for operating a PLL with a phase detector/sample hold circuit for synthesizing high-frequency signals for wireless communications 48 1998
6,150,891 PLL synthesizer having phase shifted control signals 56 1998
6,147,567 Method and apparatus for providing analog and digitally controlled capacitances for synthesizing high-frequency signals for wireless communications 55 1998
6,137,372 Method and apparatus for providing coarse and fine tuning control for synthesizing high-frequency signals for wireless communications 100 1998
6,323,735 Method and apparatus for synthesizing high-frequency signals utilizing on-package oscillator circuit inductors 67 2000
6,388,536 Method and apparatus for providing coarse and fine tuning control for synthesizing high-frequency signals for wireless communications 20 2000
6,317,006 Frequency synthesizer utilizing phase shifted control signals 17 2000
6,549,764 Method and apparatus for selecting capacitance amounts to vary the output frequency of a controlled oscillator 9 2001
6,549,765 Phase locked loop circuitry for synthesizing high-frequency signals and associated method 14 2001
6,483,390 Method and apparatus for synthesizing dual band high-frequency signals for wireless communications 8 2001
6,760,575 Method and apparatus for generating a variable capacitance for synthesizing high-frequency signals for wireless communications 14 2001
7,092,675 Apparatus and methods for generating radio frequencies in communication circuitry using multiple control signals 49 2002
6,993,314 Apparatus for generating multiple radio frequencies in communication circuitry and associated methods 15 2002
6,965,761 Controlled oscillator circuitry for synthesizing high-frequency signals and associated method 3 2003
7,242,912 Partitioning of radio-frequency apparatus 11 2003
7,035,607 Systems and methods for providing an adjustable reference signal to RF circuitry 42 2003
6,993,307 Method and apparatus for operating a PLL with a phase detector/sample hold circuit for synthesizing high-frequency signals for wireless communications 4 2003
7,221,921 Partitioning of radio-frequency apparatus 8 2003
7,353,011 Method and apparatus for operating a PLL for synthesizing high-frequency signals for wireless communications 2 2005
7,200,364 Frequency modification circuitry for use in radio-frequency communication apparatus and associated methods 7 2005
 
MOSAID TECHNOLOGIES INCORPORATED (7)
5,946,244 Delay-locked loop with binary-coupled capacitor 121 1997
6,400,641 Delay-locked loop with binary-coupled capacitor 3 1999
6,262,921 Delay-locked loop with binary-coupled capacitor 46 2000
6,256,259 Delay-locked loop with binary-coupled capacitor 0 2000
6,483,757 Delay-locked loop with binary-coupled capacitor 1 2001
6,490,224 Delay-locked loop with binary-coupled capacitor 9 2001
6,490,207 Delay-locked loop with binary-coupled capacitor 22 2001
 
MICRON TECHNOLOGY, INC. (3)
7,234,070 System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding 13 2003
7,137,024 System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding 0 2003
7,461,286 System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding 5 2006
 
BROADCOM CORPORATION (1)
6,650,196 Multi-frequency band controlled oscillator 2 2001
 
INTEL CORPORATION (1)
6,882,064 System to vary capacitance based on a control signal 4 2003
 
MEDTRONIC, INC. (1)
7,162,307 Channel occupancy in multi-channel medical device communication 2 2003
 
MITSUBISHI DENKI KABUSHIKI KAISHA (1)
5,107,220 Frequency synthesizer 9 1991
 
MITSUBISHI RAYON CO., LTD. (1)
5,012,198 Digital PLL circuit having reduced lead-in time 13 1989
 
NXP B.V. (1)
6,574,288 Method and apparatus for adjusting a digital control word to tune synthesized high-frequency signals for wireless communications 19 1998
 
RENESAS ELECTRONICS CORPORATION (1)
5,428,309 Delay circuit 55 1993
 
RF MICRO DEVICES, INC. (1)
6,724,265 Compensation for oscillator tuning gain variations in frequency synthesizers 51 2002
 
SHARP KABUSHIKI KAISHA (1)
5,111,151 Digital phase locked loop system 14 1989
 
SKYWORKS SOLUTIONS, INC. (1)
7,103,127 System for controlling the frequency of an oscillator 3 2001
 
YOKOGAWA ELECTRIC CORPORATION (1)
5,719,514 Delay circuit compensating for variations in delay time 23 1996