Electrically-programmable low-impedance anti-fuse element

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4899205
SERIAL NO

07137935

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Electrically-programmable low-impedance anti-fuses are disclosed having capacitor-like structure with very low leakage before programming and a low resistance after programming. The electrically-programmable low-impedance anti-fuses of the present invention include a first conductive electrode which may be formed as a diffusion region in a semiconductor substrate or may be formed from a semiconductor material, such as polysilicon, located above and insulated from the substrate. A dielectric layer, which, in a preferred embodiment includes a first layer of silicon dioxide, a second layer of silicon nitride and a third layer of silicon dioxide, is disposed over the first electrode. A second electrode is formed over the dielectric layer from a semiconductor material such as polysilicon, or a metal having a barrier metal underneath. At least one of the two electrodes of each anti-fuse is highly-doped or implanted with arsenic such that high concentrations of arsenic exist at the interface between the electrode and the dielectric layer. This arsenic will combine with other material and flow into the anti-fuse filament after programmed to form a low resistance controllable anti-fuse link. Circuitry is provided which allows the anti-fuse of the present invention to be programmed by application of a suitable programming voltage to input-output pins of the integrated circuit containing the anti-fuse. Where more than one anti-fuse is to be programmed using the programming voltage applied at the input-output terminals, other additional input-output terminals may serve as address inputs to specify the anti-fuse to be programmed. In another embodiment of the present invention a programmable read-only memory array comprised of memory cells including an anti-fuse in combination with a single transistor. X-address and Y-address decoder circuits are provided to both program and read the contents of any selected memory cell in the array.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ACTEL CORPORATION955 EAST ARQUES AVENUE SUNNYVALE CA 94086

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hamdy, Esmat Z Fremont, CA 15 1939
McCullum, John L Saratoga, CA 5 883
Mohsen, Amr M Saratoga, CA 27 2571

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation