Programmable logic device with array blocks with programmable clocking
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 27, 1990
Issued Date -
N/A
app pub date -
Sep 14, 1989
filing date -
May 5, 1988
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A programmable logic device having a relatively small number of programmable product terms ('P-terms') feeding each fixed combinatorial logic device, and additional 'expander' programmable P-terms which do not directly feed a fixed device. Relatively simple logic functions can be performed by suitably programming the P-terms feeding the fixed devices. More complex logic functions can be performed by suitably programming the required number of expander P-terms, and then combining the outputs of those P-terms by means of another P-term. In addition, a programmable interconnect array is provided to allow certain inputs to the device to be applied to any programmable portion of the device, and also to allow the outputs of at least one of the fixed devices to be also applied to any programmable portion of the device.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully