Communication system having interrupts with dynamically adjusted priority levels
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Apr 3, 1990
Grant Date -
N/A
app pub date -
Oct 26, 1987
filing date -
Oct 26, 1987
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A communication system includes a processor, memory circuits and a plurality of interfaces for interfacing to data devices. The processor services the interfaces using an interrupt bus including unidirectional inbound and outbound buses. The inbound bus includes one lead for each interface, with each lead having a fixed priority level assigned by the processor. Each interface has access to all leads of the inbound bus. The processor sends commands over the outbound bus to dynamically control the connection of an interface to a lead of the inbound bus.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully