US Patent No: 4,918,440

Number of patents in Portfolio can not be more than 2000

Programmable logic cell and array

1 Status Updates

Stats

ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

Programmable logic cells, and arrays of those cells, having certain characteristics, including: (1) the ability to program each cell to act either as a logic element or as a logical identity element(s) between one or more inputs and one or more outputs; (2) the ability to rotate circuits by 90.degree. and to reflect circuits about horizontal and vertical axes; (3) an integrated logic and communication structure which emphasizes strictly local communications; (4) a minimal complexity of logic functions available at the cell level, making available a very fine-grained logic structure; and (5) suitability for implementation of both synchronous and asynchronous logic, including speed-independent circuits. Cells are arranged in a grid, with each cell communicating with its north, east, west and south neighbors. The cells are programmable to several states. Using a graphics-based programming environment, the user may construct systems at a pictorial block diagram level, rather than having to be concerned about the detailed implementation of the internal structure of each block. Blocks may be rotated and they may be reflected about horizontal and vertical axes, to place their input and output connections on different sides and positions without altering the internal electrical operation of the blocks.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
APPLE COMPUTER, INC.CUPERTINO, CA596
ATMEL CORPORATIONSAN JOSE, CA1128

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Furtek, Frederick C Menlo Park, CA 19 1345

Cited Art

Patent Info (Count) # Cites Year
 
MASSACHUSETTS INSTITUTE OF TECHNOLOGY (2)
4,293,783 Storage/logic array 84 1978
RE31287 Asynchronous logic array 15 1980
 
ATMEL CORPORATION (1)
4,700,187 Programmable, asynchronous logic cell and array 138 1985
 
FUJITSU LIMITED (1)
4,611,236 Masterslice semiconductor device 25 1984
 
GENERAL SEMICONDUCTOR, INC. (1)
4,414,547 Storage logic array having two conductor data column 67 1981
 
HARRIS CORPORATION (1)
4,240,094 Laser-configured logic array 84 1978
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
4,467,439 OR Product term function in the search array of a PLA 17 1981
 
LOCKHEED MARTIN CORPORATION (1)
4,600,846 Universal logic circuit modules 37 1983
 
SIEMENS AKTIENGESELLSCHAFT (1)
4,331,950 Broad band switching network 9 1980
 
SIGNETICS CORPORATION (1)
4,422,072 Field programmable logic array circuit 52 1981
 
TELESIS CORPORATION OF DELAWARE, INC. (1)
4,451,895 Interactive computer aided design system 117 1983
 
XILINX, INC. (1)
4,642,487 Special interconnect for configurable logic array 396 1984
 
OTHER [CHECK PATENT PROFILE FOR ASSIGNMENT INFORMATION] (1)
4,336,601 Rewritable programmable logic array 26 1979

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
ACTEL CORPORATION (28)
5,457,410 Architecture and interconnect scheme for programmable logic circuits 199 1993
5,850,564 Scalable multiple level tab oriented interconnect architecture 82 1995
6,051,991 Architecture and interconnect scheme for programmable logic circuits 28 1997
6,433,580 Architecture and interconnect scheme for programmable logic circuits 20 1998
6,417,690 Floor plan for scalable multiple level tab oriented interconnect architecture 5 1998
6,329,839 Method and apparatus for universal program controlled bus architecture 42 1999
6,300,793 Scalable multiple level tab oriented interconnect architecture 23 1999
6,320,412 Architecture and interconnect for programmable logic circuits 3 1999
6,462,578 Architecture and interconnect scheme for programmable logic circuits 5 2000
6,507,217 Architecture and interconnect scheme for programmable logic circuits 23 2001
6,504,399 Method and apparatus for universal program controlled bus architecture 4 2001
7,009,422 Floor plan for scalable multiple level tab oriented interconnect architecture 2 2001
6,597,196 Architecture and interconnect scheme for programmable logic circuits 20 2002
6,624,658 Method and apparatus for universal program controlled bus architecture 2 2002
6,703,861 Architecture and interconnect scheme for programmable logic circuits 87 2002
6,747,482 Architecture and interconnect scheme for programmable logic circuits 12 2003
7,017,136 Architecture and interconnect scheme for programmable logic circuits 3 2003
6,975,138 Method and apparatus for universal program controlled bus architecture 25 2004
6,989,688 Architecture and interconnect scheme for programmable logic circuits 1 2004
7,382,156 Method and apparatus for universal program controlled bus architecture 25 2005
7,078,933 Architecture and interconnect scheme for programmable logic circuits 3 2005
7,409,664 Architecture and interconnect scheme for programmable logic circuits 2 2005
7,126,375 Floor plan for scalable multiple level tab oriented interconnect architecture 0 2006
7,142,012 Architecture and interconnect scheme for programmable logic circuits 11 2006
7,646,218 Architecture and interconnect scheme for programmable logic circuits 1 2008
7,830,173 Method and apparatus for universal program controlled bus architecture 2 2009
7,915,918 Method and apparatus for universal program controlled bus architecture 0 2010
8,289,047 Architecture and interconnect scheme for programmable logic circuits 0 2010
 
RICHTER, THOMAS, MR. (27)
7,595,659 Logic cell array and bus system 26 2001
7,657,877 Method for processing data 24 2002
7,996,827 Method for the translation of programs for reconfigurable architectures 3 2002
7,577,822 Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization 9 2002
7,434,191 Router 16 2002
8,429,385 Device including a field having function cells and information providing cells controlled by the function cells 0 2002
8,281,108 Reconfigurable general purpose processor having time restricted configurations 0 2003
8,127,061 Bus systems and reconfiguration methods 0 2003
7,657,861 Method and device for processing data 3 2003
8,156,284 Data processing method and device 1 2003
7,394,284 Reconfigurable sequencer structure 17 2003
7,584,390 Method and system for alternating between programs for execution by cells of an integrated circuit 1 2004
7,565,525 Runtime configurable arithmetic and logic cell 18 2004
7,844,796 Data processing device and method 2 2004
8,301,872 Pipeline configuration protocol and configuration unit communication 0 2005
7,822,881 Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like) 2 2005
8,250,503 Hardware definition method including determining whether to implement a function as hardware or software 0 2007
8,156,312 Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units 0 2007
7,840,842 Method for debugging reconfigurable architectures 0 2007
7,650,448 I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures 24 2008
7,602,214 Reconfigurable sequencer structure 0 2008
8,209,653 Router 0 2008
8,099,618 Methods and devices for treating and processing data 1 2008
8,145,881 Data processing device and method 1 2008
8,069,373 Method for debugging reconfigurable architectures 0 2009
7,822,968 Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs 1 2009
8,058,899 Logic cell array and bus system 1 2009
 
ADVANTAGE LOGIC, INC. (12)
6,975,139 Scalable non-blocking switching network for programmable logic 12 2004
7,460,529 Interconnection fabric using switching networks in hierarchy 6 2004
7,256,614 Scalable non-blocking switching network for programmable logic 8 2005
7,423,453 Efficient integrated circuit layout scheme to implement a scalable switching network used in interconnection fabric 8 2006
7,417,457 Scalable non-blocking switching network for programmable logic 8 2007
7,557,613 Scalable non-blocking switching network for programmable logic 8 2008
7,768,302 Scalable non-blocking switching network for programmable logic 2 2009
7,999,570 Enhanced permutable switching network with multicasting signals for interconnection fabric 0 2009
7,863,932 Scalable non-blocking switching network for programmable logic 0 2010
7,986,163 Scalable non-blocking switching network for programmable logic 1 2010
8,242,807 Scalable non-blocking switching network for programmable logic 0 2011
8,395,415 Enhanced permutable switching network with multicasting signals for interconnection fabric 0 2011
 
CADENCE DESIGN SYSTEMS, INC. (12)
5,452,231 Hierarchically connected reconfigurable logic assembly 110 1994
5,448,496 Partial crossbar interconnect architecture for reconfigurably connecting multiple reprogrammable logic devices in a logic emulation system 92 1994
5,477,475 Method for emulating a circuit design using an electrically reconfigurable hardware emulation apparatus 59 1994
5,657,241 Routing methods for use in a logic emulation system 36 1995
5,612,891 Hardware logic emulation system with memory capability 59 1995
5,644,515 Hardware logic emulation system capable of probing internal nodes in a circuit design undergoing emulation 38 1995
5,841,967 Method and apparatus for design verification using emulation and simulation 66 1996
5,884,066 Method and apparatus for a trace buffer in an emulation system 17 1997
5,960,191 Emulation system with time-multiplexed interconnect 74 1997
5,970,240 Method and apparatus for configurable memory emulation 45 1997
6,058,492 Method and apparatus for design verification using emulation and simulation 31 1998
6,377,912 Emulation system with time-multiplexed interconnect 60 1999
 
ATMEL CORPORATION (9)
5,089,973 Programmable logic cell and array 39 1989
5,144,166 Programmable logic cell and array 322 1990
5,488,582 Non-disruptive, randomly addressable memory system 16 1994
5,805,503 Non-disruptive randomly addressable memory system 3 1996
5,894,565 Field programmable gate array with distributed RAM and increased cell utilization 89 1996
6,026,227 FPGA logic cell internal structure including pair of look-up tables 12 1997
6,014,509 Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells 106 1997
6,167,559 FPGA structure having main, column and sector clock lines 48 1998
6,292,021 FPGA structure having main, column and sector reset lines 19 2000
 
META SYSTEMS (5)
6,594,810 Reconfigurable integrated circuit with a scalable architecture 27 2001
7,478,261 Reconfigurable circuit with redundant reconfigurable cluster(s) 1 2005
7,275,196 Runtime reconfiguration of reconfigurable circuits 1 2005
7,529,998 Runtime reconfiguration of reconfigurable circuits 2 2007
8,010,826 Reconfigurable circuit with redundant reconfigurable cluster(s) 0 2009
 
QUICKTURN DESIGN SYSTEMS, INC. (5)
5,329,470 Reconfigurable hardware emulation system 133 1993
5,812,414 Method for performing simulation using a hardware logic emulation system 42 1996
5,796,623 Apparatus and method for performing computations with electrically reconfigurable logic devices 33 1996
5,734,581 Method for implementing tri-state nets in a logic emulation system 19 1996
5,963,735 Hardware logic emulation system 27 1997
 
ALTERA CORPORATION (4)
6,107,824 Circuitry and methods for internal interconnection of programmable logic devices 45 1998
7,317,332 Interconnection and input/output resources for programmable logic integrated circuit devices 5 2005
7,492,188 Interconnection and input/output resources for programmable logic integrated circuit devices 3 2007
7,839,167 Interconnection and input/output resources for programmable logic integrated circuit devices 1 2009
 
VERISITY DESIGN, INC. (4)
6,421,251 Array board interconnect system and method 26 1998
6,134,516 Simulation server system and method 84 1998
6,026,230 Memory simulation system and method 72 1998
6,389,379 Converification system and method 120 1998
 
NATIONAL SEMICONDUCTOR CORPORATION (3)
5,317,209 Dynamic three-state bussing capability in a configurable logic array 36 1993
5,298,805 Versatile and efficient cell-to-local bus interface in a configurable logic array 67 1993
5,296,759 Diagonal wiring between abutting logic cells in a configurable logic array 87 1993
 
XILINX, INC. (3)
6,292,018 Configurable cellular array 27 1996
6,035,106 Method and system for maintaining hierarchy throughout the integrated circuit design process 25 1997
6,370,677 Method and system for maintaining hierarchy throughout the integrated circuit design process 20 2000
 
ZOATRAM MGMT. LIMITED LIABILITY COMPANY (3)
5,253,363 Method and apparatus for compiling and implementing state-machine states and outputs for a universal cellular sequential local array 29 1990
5,377,123 Programmable logic device 26 1992
5,644,497 Method and apparatus for compiling and implementing state-machine states and outputs for a universal cellular sequential logic array 3 1993
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (2)
5,732,233 High speed pipeline method and apparatus 19 1995
5,646,544 System and method for dynamically reconfiguring a programmable gate array 241 1995
 
MASSACHUSETTS INSTITUTE OF TECHNOLOGY (2)
5,742,180 Dynamically programmable gate array with multiple contexts 254 1995
6,052,773 DPGA-coupled microprocessors 162 1995
 
MENTOR GRAPHICS (HOLDING) LTD. (2)
5,777,489 Field programmable gate array with integrated debugging facilities 60 1995
6,717,433 Reconfigurable integrated circuit with integrated debugging facilities and scalable programmable interconnect 4 2002
 
SIEMENS AKTIENGESELLSCHAFT (2)
4,985,650 Programmable logic circuit having bidirectional data lines 3 1989
4,985,649 Connection network for the adjustable connection of a PLA 3 1989
 
SYNOPSYS, INC. (2)
5,625,580 Hardware modeling system and method of use 41 1994
6,148,275 System for and method of connecting a hardware modeling element to a hardware modeling system 1 1997
 
UNIVERSITY OF WASHINGTON (2)
5,208,491 Field programmable gate array 344 1992
5,367,209 Field programmable gate array for synchronous and asynchronous operation 42 1993
 
VERSITY DESIGN, INC. (2)
6,009,256 Simulation/emulation system and method 101 1997
6,321,366 Timing-insensitive glitch-free logic system and method 102 1998
 
ACCURAY INCORPORATED (1)
7,693,257 Treatment delivery optimization 4 2006
 
ANALOGIX/PORTLAND STATE UNIVERSITY (1)
5,959,871 Programmable analog array circuit 100 1994
 
BTR, INC. (1)
6,034,547 Method and apparatus for universal program controlled bus 31 1996
 
CROSSPOINT SOLUTIONS, INC. (1)
5,527,745 Method of fabricating antifuses in an integrated circuit device and resulting structure 15 1993
 
HITACHI, LTD. (1)
4,964,056 Automatic design system of logic circuit 29 1988
 
INTEL CORPORATION (1)
6,654,944 Two-dimensional C-element array 5 2002
 
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. (1)
5,754,441 LSI Automated design system 30 1996
 
NEC CORPORATION (1)
6,424,171 Base cell and two-dimensional array of base cells for programmable logic LSI 2 1999
 
PACT INFORMATIONSTECHNOLOGIE GMBH (1)
8,230,411 Method for interleaving a program over a plurality of cells 2000
 
PACT XPP TECHNOLOGIES AG (1)
7,467,296 Runtime configurable arithmetic and logic cell 0 2004
 
SIEMENS MEDICAL SOLUTIONS USA, INC. (1)
7,678,048 Medical diagnostic ultrasound system and method 4 1999
 
TEXAS INSTRUMENTS INCORPORATED (1)
5,338,983 Application specific exclusive of based logic module architecture for FPGAs 45 1993
 
THE UNITED STATES OF AMERICA AS REPRESENTED BY THE SECRETARY OF THE AIR FORCE (1)
6,215,327 Molecular field programmable gate array 35 1999
 
ZIILABS INC. LTD., A CORPORATION ORGANIZED UNDER THE LAWS OF BERMUDA (1)
8,144,156 Sequencer with async SIMD array 0 2004
 
OTHER [CHECK PATENT PROFILE FOR ASSIGNMENT INFORMATION] (8)
7,782,087 Reconfigurable sequencer structure 0 2009
8,312,301 Methods and devices for treating and processing data 0 2009
8,281,265 Method and device for processing data 0 2009
7,899,962 I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures 0 2009
7,928,763 Multi-core processing system 0 2010
8,312,200 Processor chip including a plurality of cache elements connected to a plurality of processor cores 0 2010
8,195,856 I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures 0 2010
8,310,274 Reconfigurable sequencer structure 0 2011