Fault-tolerant digital timing apparatus and method

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4920540
SERIAL NO

07018629

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Computer timing apparatus enables two clock elements to produce a single stream of timing pulses, without interruption, when both elements are operating normally, and when one element fails. The apparatus incorporates a multi-stable stage and an output logic stage. The multi-stable stage detects state transitions in the input signals of each clock element and generates a corresponding clock-tracking signal which can disable the output of the corresponding clock from propagating through the output logic. The output logic stage logically combines each clock signal with its corresponding clock-tracking signal, and logically combines the resultant signal to produce a single stream of output signals responsive to a next transition produced by either of the two clock elements.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STRATUS COMPUTER INC55 FAIRBANKS BOULEVARD MARLBORO MASSACHUSETTS 01752

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Baty, Kurt F Medway, MA 10 516

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation