Importance

Loading Importance Indicators...

Abstract

A static random access memory has a multiplicity of separate memory blocks, only one of which is activated during each memory access cycle. Each memory block has its own separate bit line equalization circuity which equalizes the voltages of each complementary bit line pair in the memory block. A write equalization decoder automatically, at the end of each write cycle, generates a decoded write recovery equalization pulse, which activates the bit line equalization circuitry only in the memory block to which data has been written. As a result, the process of equalizing the bit lines is removed from the critical timing path for accessing the memory after a write cycle, eliminating one of the primary problems associated with the use of address transition detection in static memory devices. In addition, the write recovery equalization pulse can be generated at high speed because the decoded write recovery equalization pulse drives only one of the multiplicity of separate memory blocks. In another aspect of the invention, the memory has a plurality of pairs of common data out lines. A plurality of bit lime pairs are coupled to each pair of common data out lines. Common data out line equalization circuitry automatically equalizes the common data out lines at the end of each memory access cycle, removing this process from the critical timing path for accessing the memory.

Loading the Abstract Image...

First Claim