Torus routing chip

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4933933
SERIAL NO

06944842

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A deadlock-free routing system for a plurality of computers ('nodes') is disclosed wherein each physical communication channel in a unidirectional multi-cycle network is split into a group of virtual channels, each channel of which has its own queue, one at each end. Packets of information traversing the same physical channel are assigned a priority as a function of the channel on which a packet arrives and the node to which the packet is destined. The packet's priority is always increasing as it moves closer and closer to its destination. Instead of reading an entire packet into an intermediate processing node before starting transmission to the next node, the routing of this invention forwards every flow control unit (flit) of the packet to the next node as soon as it arrives. The system's network is represented as a dependency graph, which graph is re-ordered to be cycle free. The resulting routing function of the cycle free channel dependency graph is rendered deadlock-free, and the system's cut-through routing results in a reduced message latency when compared under the same conditions to store-and-forward routing.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CALIFORNIA INSTITUTE OF TECHNOLOGY1200 E CALIFORNIA BOULEVARD M/C 6-32 PASADENA CA 91125

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Dally, William J Arlington, MA 185 6030
Seitz, Charles L San Luis Rey, CA 8 599

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation