Importance

Loading Importance Indicators...

Abstract

A gate processor arrangement for a logic simulation processor system includes a new event buffer memory for storing an event at a timing t.sub.a for a predetermined logic element in a section of a logic network. A fan-out device for holding connection information for the predetermined logic element in the section of the logic network and reading the data of the predetermined logic element precedingly at a timing t is also provided. The input data of the predetermined logic element is changed at a timing 't+1'. An evaluation gate buffer memory is provided having a plurality of evaluation gate memory portions able to be connected to the fan-out device and an evaluation device. The arrangement also includes a net status memory for holding net status information corresponding to input data and output data of a predetermined logic element in the section of the logic network; and an evaluation device responsive to the output of the evaluation gate buffer memory for reading the data in the net status memory, generating information for the change of the network status at a timing 't+1', and supplying the generated information to the event transmission network and/or the new event buffer memory.

Loading the Abstract Image...

First Claim