Mechanism for lock-up free cache operation with a remote address translation unit
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Nov 13, 1990
Grant Date -
N/A
app pub date -
May 10, 1988
filing date -
Mar 7, 1988
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
It is known to use a miss information holding register in a cache memory organization to store the details of a CPU load request on a cache miss so that the cache may accept subsequent requests pending the receipt of data in respect of the first request. In the subject invention, this organization is modified for use with a virtual addressable cache memory by incrementing a counter which overflows to free the miss information holding register with each untranslatable response signal from the address translation unit relating to the request stored in the miss information holding register. The modified organization also clears the used bit associated with the location in the cache tag memory to which the tag addresses of the request has been stored upon receipt of the first untranslatable response signal from the address translation unit in respect of the request.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully