Multiplier for binary numbers comprising a very high number of bits

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4970675
SERIAL NO

07310172

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A multiplier for two binary values, X and Y, comprising a very high number (q) of bits, wherein memories storing the numbers X and Y and a result register MR are provided, X being expressed as the sequence of bits (x.sub.q-1 . . . x.sub.j . . . x.sub.0), uses the algorithm consisting in sequentially carrying out from j=q-1 to j=0 the additions 2R+x.sub.j Y and each time entering the result in the result memory (MR). In this multiplier the adders are grouped into n blocks of m bits (with n.times.m=q), m being chosen so that the carry transfer time into a block is lower than a clock period. Each block comprises a first and a second line of elementary adders forming the cells (C.sub.1 to C.sub.m+1) associated with each pair of bits to be added. This multiplier is more particularly adapted for carrying out the operations XYmodN and X.sup.S modN.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ETAT FRANCAIS (CENTRE NATIONAL D'ETUDES DES TELECOMMUNICATIONS)38-40 RUE DU GENERAL LECLERC 92131 ISSY-LES-MOULINEAUX

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Depret, Eric Caen, FR 6 247
Gallay, Philippe Brignoud, FR 19 319

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation