Method of fabricating a layered electronic assembly having compensation for chips of different thickness and different I/O lead offsets

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4980002
SERIAL NO

07395250

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Layered electronic assemblies are fabricated from a plurality of integrated circuit chips that have respective thicknesses which vary from chip to chip, and have I/O leads which are offset from one edge of the chip on which they lie by respective distancess which vary from chip to chip. Each layered electronic assembly is formed by the steps of: (a) disposing an uncured adhesive material between one of the chips 'i' and another of the chips i+1 without regard to their respective thicknesses and respective distances by which their I/O leads are offset; (b) moving the chips i and i+1 relative to one another with the uncured adhesive material lying between them until their I/O leads are aligned and separated by a predetermined spacing; (c) curing the adhesive between the chips i and i+1 while their I/O leads are kept aligned and separated at the predetermined spacing; and, (d) repeating in a serial fashion, the forming, moving, and curing steps once for each remaining chip in said plurality, where i equals 1, 2, . . . N. Using this process, 100% of the electrically functional chips which are cut from a semiconductor wafer can be used without sacrificing any accuracy with which the I/O leads are aligned on the stack face.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UNISYS CORPORATION801 LAKEVIEW DRIVE SUITE 100 BLUE BELL PA 19422

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Babcock, James W Escondido, CA 3 66
Dzarnoski, Jr John E Poway, CA 3 66

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation