Molded integrated circuit package incorporating thin decoupling capacitor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4989117
SERIAL NO

07479071

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A decoupling scheme which is particularly well suited for use with molded integrated circuit packages incorporating lead frames is presented. In accordance with the present invention, a thin decoupling capacitor is used which is comprised of a ceramic or like substrate having printed or otherwise applied thereon conductive layers, dielectric layers (e.g., glass/ceramic dielectric paste or dielectric sol-gel) and protective layers. Mounted on this thin capacitor is an integrated circuit chip. This thin capacitor/IC chip assembly is attached directly to the IC lead frame and thereafter encapsulated within the molded package resulting in a decoupling scheme which is internal to the molded IC package. Printed conductors on the thin capacitor's ceramic substrate are attached to appropriate fingers of the lead frame by welding, soldering or the like to effect strong mechanical and electrical contact.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CIRCUIT COMPONENTS INCORPORATED2400 SOUTH ROOSEVELT STREET TEMPE AS 85282

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hernandez, Jorge M Mesa, AZ 29 1123

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation