Fast gate and adder for microprocessor ALU

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4989174
SERIAL NO

07263570

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A fast logic gate wherein the gate output assumes a first binary state when two or more of the gate inputs assume the same predetermined binary states and wherein the gate output assumes a second binary state otherwise. The delay in propagating the gate output based on a transition at a predetermined one of the gate inputs is relatively small. In a preferred application, the gate is utilized in a microprocessor ALU, more particularly, the portion of each adder bit which generates the carry output, and the predetermined gate input is the carry input of the adder bit. The microprocessor can therefore execute instructions which involve addition or subtraction operations, such as relatively addressing instructions, much more quickily.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
AMIGA DEVELOPMENT LLC A LIMITED LIABILITY COMPANY OF THE STATE OF DELAWARE600 NORTH DERBY LANE NORTH SIOUX CITY SD 57049

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Gardei, William F Downingtown, PA 6 35

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation