Synchronous cache memory system incorporating tie-breaker apparatus for maintaining cache coherency using a duplicate directory

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4992930
SERIAL NO

07191319

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A multiprocessor data processing system includes a processing unit which, together with other processing units, including input/output units, connects in common to an asynchronous bus network for sharing a main memory. At least one processing unit includes a synchronous private write through cache memory system which includes a main directory and data store in addition to a bus watcher and a duplicate directory. The bus watcher connects to the asynchronous bus network and captures all main memory requests while the duplicate directory maintains a copy of the cache unit's main directory. Independently and autonomously synchronously operated tie-breaker circuits apply requests to the main and duplicate directories. When tie-breaker circuits detect conditions relating to a request which could result in cache incoherency, it initiates uninterrupted sequences of cycles within the corresponding cache main or duplicate directory to complete the processing of that same request.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • BULL HN INFORMATION SYSTEMS INC.;HONEYWELL BULL INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Barlow, George J Tewksbury, MA 34 905
Gilfeather, Amy E Charlestown, MA 2 93

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation