Method for forming metal layer interconnects using stepped via walls

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4999318
SERIAL NO

07376097

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for forming vias, interconnecting selected wiring layers of an integrated circuit device, which overcomes oxide formation on the wiring metal surface which is exposed at the etched via bottom before filling the via with interconnecting metal. The method first etches the vias through the insulating layer, with a step or stair like wall formation, to expose the underlying metal surface. The exposed metal surface is then sputter etched to remove the undesired oxide layer which forms on the metal surface at the via bottom after being exposed by the etch through process. During the sputter etch oxide removal process, the stair like via wall prevents re-oxidation of the exposed metal surface by stray silicon oxide particles dislodged from the via wall during the sputter process.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HITACHI LTDTOKYO JAPAN

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hiroyuki, Akimori Ohme, JP 1 18
Masatoshi, Tsuneoka Ohme, JP 1 18
Mitsuaki, Horiuch Hachiohji, JP 1 18
Takahumi, Tokunaga Tokorozawa, JP 1 18

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation