Radiation hardened CMOS on SOI or SOS devices

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5001528
SERIAL NO

07304759

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A radiation hardened CMOS transistor has a source region, drain region and channel region formed on an SOI or SOS wafer. End plugs of opposite conductivity to that of the source and drain regions are connected to the channel region. In one embodiment, the end plugs extend along opposite ends of the source region but not along the drain region. In another embodiment, the end plugs extend along opposite ends of the source region and the drain region, and the drain region includes portions adjacent the end plugs having an impurity concentration which is significantly lower than the impurity concentration of the remainder of the drain region. The transistor is surrounded by a silicon dioxide isolation region. Contact holes for establishing electrical contact are positioned over areas in which the source region interfaces with each of the end plugs, and over an area of the drain region. The end plugs are electrically tied to the source region through common metallized contacts so that radiation sensitive parasitic actions may be prevented.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • THE UNITED STATES OF AMERICA AS REPRESENTED BY THE SECRETARY OF THE AIR FORCE

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bahraman, Ali Palos Verdes Estates, CA 5 144

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation